MAX9322

Obsolete

LVECL/LVPECL 1:15 Differential Divide-by-1/Divide-by-2 Clock Driver

1:15 Divide-by-1, Divide-by-2 Differential LVPECL Clock Driver

Viewing:

Overview

  • 1.2ps (RMS) Maximum Random Jitter
  • 300mV Differential Output at 1.0GHz
  • 900ps Propagation Delay
  • Selectable Divide-by-1 or Divide-by-2 Frequency Outputs
  • Multiplexed 2:1 Input Function
  • LVECL Operation from VEE = -2.375V to -3.8V
  • LVPECL Operation from VCC = +2.375V to +3.8V
  • ESD Protection: > 2kV Human Body Model
MAX9322
LVECL/LVPECL 1:15 Differential Divide-by-1/Divide-by-2 Clock Driver
MAX9322: Typical Operating Circuit
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Hardware Ecosystem

Parts Product Life Cycle Description
Fanout Buffers 7
MAX9312 PRODUCTION Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9314 Obsolete Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9311 PRODUCTION 1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
MAX9315 PRODUCTION 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver
MAX9316 Obsolete 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver
MAX9325 Obsolete 2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver
MAX9326 Obsolete 1:9 Differential LVPECL/LVECL/HSTL Clock and Data Driver
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

Latest Discussions

No discussions on MAX9322 yet. Have something to say?

Start a Discussion on EngineerZone®

Recently Viewed