Features and Benefits
- Ultra Low SSB Phase Noise: -150 dBc/Hz
- Single-Ended I/O’s
- Output Power: -2 to -3.5 dBm
- Single DC Supply: +3V @ 53 mA
- 9 mm² Ultra Small Package: SOT26
The HMC433(E) is a low noise Divide-by-4 Static Divider utilizing InGaP GaAs HBT technology in an ultra small surface mount SOT26 plastic package. This device operates from DC (with a square wave input) to 8 GHz input frequency with a single +3V DC supply. Single-ended inputs and outputs reduce component count and cost. The low additive SSB phase noise of -150 dBc/Hz at 100 kHz offset helps the user maintain good system noise performance.
- UNII, Point-to-Point & VSAT Radios
- 802.11a & HiperLAN WLAN
- Fiber Optic
- Cellular / 3G Infrastructure
Product Lifecycle Recommended for New Designs
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
Evaluation Kits (2)
Demonstration circuit 1075B is a divide by 2/4/8 clock divider for use with high speed ADCs. Each assembly includes a clock divider followed by a re-timing stage used to produce sharp clock edges. Functionally, the DC1075B receives a high frequency sine wave which is attenuated and routed into the clock divider. The output of the clock divider is then routed to a D flip flop re-timing stage. This D flip flop is clocked by the original high frequency sine wave. This is critical to ensure signal integrity. The output of this re-timing stage is a CMOS signal suitable to be a clock source for high speed ADCs.
This circuit also is a model for designs involving FPGAs which serve as clock dividers. Whenever this is done, a D flip flop re-timing stage is required to ensure a low jitter clock signal.
Tools & Simulations
ADIsimPLL enables the rapid and reliable evaluation of new high performance PLL products from ADI. It is the most comprehensive PLL Synthesizer design and simulation tool available today. Simulations performed include all key non-linear effects that are significant in affecting PLL performance. ADIsimPLL removes at least one iteration from the design process, thereby speeding the design- to-market.
Product Selection Guide (1)
Quality Documentation (4)
Tape & Reel Specification (1)
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal.
Sample & Buy
The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.