New Content (2)
Overview
Features and Benefits
- 1 GHz (max) Core clock frequency
- 640KB on-chip Level 1 (L1) SRAM memory (with parity) increases low latency performance
- 32-bit, 40-bit & 64-bit floating point support
- 32-bit fixed point
- Byte, short-word, word, long-word addressed
- 1 GHz Arm Cortex-A5 (with Neon/FPU)
- 32 kByte/32 kByte L1 Instr./Data Cache
- 256 kByte L2 Cache
- 2048 KB on-chip Level 2 (L2) SRAM with ECC protection - eliminates need for external memory in many use cases
- Level 3 (L3) interface optimized for low system power, providing 16-bit interface to DDR3 (supporting 1.35 V capable DDR3L devices)
- 1.35V support for DDR3L
- Enhanced FIR/IIR offload engines running at Core clock frequency for added processing power
- Security Crypto Engines with OTP
- 8x Full SPORT interfaces w/TDM & I2S modes
- 2x S/PDIF Rx/Tx, 8 ASRC pairs
- 8x Precision Clock Generators
- 2x 4-channel PDM Mic Inputs
- 40 Buffers
- 2x Quad SPI, 1x Octal SPI
- MLB 3-pin / 6-pin
- 6x I2C,3x UARTs
- 2x Link Ports
- 16x General Purpose Timer, 1x General Purpose Counter
- 3x Watchdog Timers
- ePPI
- USB 2.0 HS OTG Controller
- 10/100 EMAC
- 10/100/1000 EMAC w/AVB and 1588
- 2x CAN FD
- 8-ch 12bit Housekeeping ADC
- 135 GPIO pins, 40 DAI pins
- Thermal Sensor
- 17mm x 17mm (0.8mm pitch) 400-ball FCBGA
- Security and Protection
- Crypto hardware accelerators
- Fast secure boot with IP protection
- Enhanced FIR and IIR accelerators running up to 1 GHz
- AEC-Q100 qualified for automotive applications
Product Details
Reaching speeds of up to 1 GHz, the ADSP-SC59x processors are members of the SHARC® family of products. The ADSP-SC59x processor is a dual-SHARC+® core DSP that doubles the audio performance of its single-SHARC+ core ADSP-2156x predecessor and adds an integrated Arm Cortex-A5 core, also running at up to 1 GHz. The A5 processor, with FPU and Neon® DSP extensions, handles additional real-time processing tasks and manages peripherals used to interface to time-critical data in audio applications. These interfaces include Gigabit Ethernet, USB High-Speed, CAN FD, and a rich variety of other connectivity options for a flexible and simplified system design.
The ADSP-SC59x SHARC processors are members of the SIMD SHARC family of digital signal processors (DSPs) that feature Analog Devices, Inc., Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large on-chip static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.
By integrating a rich set of industry-leading system peripherals and memory (see Table 1 in the data sheet), the SHARC+ processor is the platform of choice for applications that require programmability similar to reduced instruction set computing (RISC), multimedia support, and leading edge signal processing in one integrated package. These applications span a wide array of markets, including automotive, professional audio, and industrial-based applications that require high floating-point performance.
APPLICATIONS
- Automotive:
- audio amplifier, head unit, ANC/RNC, rear seat entertainment, digital cockpit, ADAS
- Consumer & Professional Audio:
- speakers, sound bars, AVRs, conferencing systems, mixing consoles, microphone arrays, headphones
Product Lifecycle
Pre-Release
This product is new and engineering validation may still be underway. Quantities may be limited and design specifications may change while we ready the product for release to production.
Evaluation Kits (2)
Documentation & Resources
-
EE-436: Using ADSP-SC59x/2159x High Performance FIR/IIR Accelerators (Rev. 2)5/4/2023PDF1 M
-
• EE436v02
ZIP -
EE-434: ADSP-2159x/SC59x Board Design Guidelines for Dynamic Memory Controller4/13/2023PDF891 K
-
EE-445: ADSP-SC59x SHARC+ Processor System Optimization Techniques1/11/2023PDF2M
-
• EE-445
ZIP -
EE-442: ADSP-2159x/SC59x Programming Guidelines for Dynamic Memory Controller12/19/2022PDF686 K
-
• EE-442
ZIP -
EE-437: OSPI PHY Configuration and Training (Rev. 1)11/1/2022PDF412 K
-
EE-433: Estimating Power for ADSP-2159x/SC59x SHARC+ Processors4/19/2022PDF1 M
-
• EE-433: Power Calculator Tool
ZIP -
EE-432: Boot Time Estimation for ADSP-SC59x/ADSP-2159x SHARC+ Processors8/25/2021PDF603 K
-
• EE-432: Code Example
ZIP -
EE-430: Migrating from ADSP-2156x to ADSP-SC59x Processors6/28/2021PDF552 K
-
ADSP-2159x/ADSP-SC591/592/594 SHARC+ Processor Hardware Reference (Rev. 0.5)6/1/2021PDF25 M
-
SHARC+ Core Programming Reference5/1/2021PDF4 M
-
ADSP-21591-21593-21594-SC591-SC592-SC594 Anomaly List (Rev. E)6/21/2021PDF205 K
-
ADSP-SC59x/ADSP-2159x Product Family6/1/2021
Software & Systems Requirements
Middleware
Operating Systems and Middleware
Software Development Tools
CrossCore® Utilities
CrossCore Utilities provides several utilities for use with Cortex-M processors. These utilities have previously been distributed within various Board Support Packages for the IAR and Keil toolchains, and are collected together in this product for convenient maintenance.
CrossCore® Embedded Studio
CCES is a world-class integrated development environment (IDE) for the ADI Blackfin®, SHARC® and Arm® processor families.
SigmaStudio®+
Tools & Simulations
IBIS Models
BSDL Model Files
Thermal Models
Support & Discussions
ADSP-SC592 Discussions
Evaluation Boards
Pricing displayed is based on 1-piece.
Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.