ADF4401A

RECOMMENDED FOR NEW DESIGNS

Translation Loop, PLL, VCO Module

Viewing:

Overview

  • RF output frequency range: 62.5 MHz to 8000 MHz
  • 9 fs rms jitter at 8 GHz output
  • 17 dBm IF output power at 6 GHz RF output
  • 90 dBc LO_IN to RF output
  • 90 dBc spurious-free dynamic range
  • Low phase noise, voltage controlled oscillator
  • Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output
  • 3.3 V analog, digital, and mixer power supplies
  • 5 V amplifier and VCO power supply
  • RF output mute function
  • 18.00 mm × 18.00 mm, 80-terminal LGA_CAV
  • Supported in the ADIsimPLL design tool

The ADF4401A is a fully integrated, system in package (SiP) translation loop (also known as an offset loop) module that includes a voltage controlled oscillator (VCO) and calibration phase-locked loop (PLL) circuit. Designed for highly jitter sensitive applications, this solution reduces board space and complexity compared to traditional discrete translation loop solutions designed on a printed circuit board (PCB). The time to market is significantly reduced by taking advantage of this highly integrated solution with in package circuitry and enhanced isolation that attenuates spurious components. The ADF4401A provides a frequency synthesis solution for engineers designing highly competitive systems.

The ADF4401A requires an external phase detector or phase frequency detector (PFD) and an external local oscillator (LO) to form a frequency synthesis solution.

The ADF4401A implements an integrated downconversion mixing stage in the feedback loop that sets the loop gain to 1 and minimizes the in band phase noise. By combining the frequency downconversion stage and low noise, integrated, wideband, VCO technology from Analog Devices, Inc., the ADF4401A offers a wideband jitter performance of 9 fs rms at 8 GHz output. The output jitter performance is largely dependent on the performance of the external offset LO.

The ADF4401A module uses an internal PFD and VCO calibration circuitry to select the appropriate VCO band. The user can disable the calibration circuitry and close the loop using the external PFD. All on-chip registers are controlled via a serial port interface (SPI).

APPLICATIONS

  • Instrumentation and measurement
  • Automated test equipment
  • Aerospace and defense

ADF4401A
Translation Loop, PLL, VCO Module
ADF4401A Functional Block Diagram ADF4401A Pin Configuration
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Hardware Ecosystem

Parts Product Life Cycle Description
Analog Switches & Multiplexers 2
ADG1608 PRODUCTION 4.5 Ω RON, 8-Channel ±5 V,+12 V, +5 V, and +3.3 V Multiplexer
ADG1609 PRODUCTION 4.5 Ω RON, 4-Channel ±5 V,+12 V, +5 V, and +3.3 V Multiplexer
Operational Amplifiers (Op Amps) 1
LT6200 PRODUCTION 165MHz, Rail-to-Rail Input and Output, 0.95nV/√Hz Low Noise, Op Amp Family
Phase-Locked Loop (PLL) Synthesizers 1
HMC3716 PRODUCTION

HBT Digital Phase Frequency Detector 10 - 1300 MHz

Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Evaluation Kits

eval board
EVAL-ADF4401A

Evaluating the ADF4401A Translation Loop, PLL, VCO Module

Features and Benefits

  • Evaluation board including the ADF4401A SiP with integrated VCO, loop filter (5 MHz), phase frequency detector, USB interface, and voltage regulators
  • PC software for control of SiP functions
  • Externally powered by 6 V

Product Details

The EV-ADF4401ASD2Z evaluates the performance of the ADF4401A system in package (SiP) for offset phase-locked loops (PLLs). Figure 1 shows the evaluation board photograph. The EV-ADF4401ASD2Z contains the ADF4401A integrated SiP, phase frequency detector (PFD), active loop filter, power supply connectors, and Subminiature Version A (SMA) connectors.

The EV-ADF4401ASD2Z requires an EVAL-SDP-CS1Z (SDP-S) system demonstration platform (SDP), which allows software programming of the EV-ADF4401ASD2Z.

For full details on the ADF4401A, see the ADF4401A data sheet, which must be consulted in conjunction with the user guide when using the EV-ADF4401ASD2Z.

EVAL-ADF4401A
Evaluating the ADF4401A Translation Loop, PLL, VCO Module
ADF4401A Evaluation Board - Top ADMV4401A Evaluation Board - Bottom ADF4401A Evaluation Board

Latest Discussions

Recently Viewed