AD9887
alert : Obsolete
searchIcon
cartIcon

AD9887

Analog and DVI Compatible Digital Interfaces Integrated on a Single Chip

Show More showmore-icon

alert : Obsolete tooltip
alert : Obsolete tooltip
Additional Details
show more Icon
The AD9887 offers designers the flexibility of a dual analog and digital interface for flat panel displays (FPDs) on a single chip. Both interfaces are optimized for excellent image quality supporting display resolutions up to SXGA (1280 X 1024 at 75 Hz). The user can select either the analog or the digital interface.

For ease of design and to minimize cost, the AD9887 is a fully integrated interface solution for FPDs. The AD9887 includes an analog interface with a 140 MHz triple ADC with internal 1.25 V reference, PLL to generate a pixel clock from HSYNC and COAST, and programmable gain, offset, and clamp control. The user provides only a 3.3 V power supply, analog input, and HSYNC and COAST signals. Three-state CMOS outputs may be powered from 2.5 V to 3.3 V. The AD9887's on-chip PLL generates a pixel clock from HSYNC, and COAST inputs. Pixel clock output frequencies range from 12 MHz to 140 MHz. PLL clock jitter is 500 ps p-p typical at 140 MSPS. When the COAST signal is presented, the PLL maintains its output frequency in the absence of HSYNC. A sampling phase adjustment is provided. Data, HSYNC and Clock output phase relationships are maintained. The PLL can be disabled and an external clock input provided as the pixel clock. The AD9887 also offers full sync processing for composite sync and sync-on-green applications. A clamp signal is generated internally or may be provided by the user through the CLAMP input pin. This interface is fully programmable via a 2-wire serial interface.

Digital Interface
The AD9887 contains a DVI-compliant digital receiver that is compatible with the VESA Plug and Display and Digital Flat Panel Standards. This receiver supports displays ranging from VGA to SXGA (25 MHz-112 MHz). The digital receiver operates with true color (24-bit) panels in 1 or 2 pixel(s)/clock mode, and also features an interpair skew tolerance up to one full clock cycle. Fabricated in an advanced CMOS process, the AD9887 is provided in a space-saving 160-lead MQFP surface mount plastic package and is specified over the 0°C to 70°C temperature range.

For more information on our Display Electronics Product Portfolio, visit the Display Electronics website.

close icon

Software & Part Ecosystem

Recently Viewed