AD9445
Info: : PRODUCTION
searchIcon
cartIcon

AD9445

14-Bit, 105 MSPS / 125 MSPS A/D Converter

Show More showmore-icon

Info: : PRODUCTION tooltip
Info: : PRODUCTION tooltip
Part Models 2
1ku List Price Starting From $54.87
Features
  • 125 MSPS guaranteed sampling rate (AD9445BSV-125)
  • 100 dB two-tone SFDR with 30 MHz and 31 MHz
  • 73.5 dB SNR with 70 MHz input
  • 85 dBc SFDR with 225 MHz input
  • Excellent linearity 
    DNL = ±0.25 LSB typical 
    INL = ±0.8 LSB typical
  • 2.3 W power dissipation
  • 3.3 V and 5 V supply operation
  • 2.0 VP-P to 3.2 VP-P differential full-scale input
  • LVDS outputs (ANSI-644 compatible) or CMOS outputs
  • Data format select (Offset Binary or 2’s compliment)
  • Output clock available
Additional Details
show more Icon

The AD9445 is a 14-bit monolithic, sampling analog-to-digital converter (ADC) with an on-chip, IF sampling track-and-hold circuit and is optimized for power, small size, and ease of use. The product operates at up to an 105 MSPS conversion rate and is optimized for multi-carrier, multimode receivers, such as those found in cellular infrastructure equipment.

The ADC requires 3.3 V and 5.0 V power supplies and a low voltage differential input clock for full performance operation. No external reference or driver components are required for many applications. Data outputs are LVDS-compatible (ANSI-644) or CMOS-compatible and include the means to reduce the overall current needed for short trace distances.

Optional features allow users to implement various selectable operating conditions, including data format select and output data mode.

The AD9445 is available in a 100-lead surface-mount plastic package (100-lead TQFP/EP) specified over the industrial temperature range (−40°C to +85°C).

PRODUCT HIGHLIGHTS

  1. High performance: Outstanding SFDR performance for multicarrier, multimode 3G and 4G cellular base station receivers.
  2. Ease of use: On-chip reference and track-and-hold. An output clock simplifies data capture.
  3. Packaged in a Pb-free, 100-lead TQFP/EP.
  4. Clock duty cycle stabilizer (DCS) maintains overall ADC performance over a wide range of clock pulse widths.
  5. OR (out-of-range) outputs indicate when the signal is beyond the selected input range.

APPLICATIONS

  • Multi-carrier, multimode cellular receivers
  • Antenna array positioning
  • Power amplifier linearization
  • Broadband wireless
  • Radar, infrared imaging
  • Medical Imaging
  • Communications instrumentation
Part Models 2
1ku List Price Starting From $54.87

close icon

Documentation

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
AD9445BSVZ-105
  • HTML
  • HTML
AD9445BSVZ-125
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Jun 16, 2009

- 09_0027

Conversion to Laser Mark for the LQFP Packages (Single Grades)

AD9445BSVZ-105

AD9445BSVZ-125

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Jun 16, 2009

- 09_0027

arrow down

Conversion to Laser Mark for the LQFP Packages (Single Grades)

AD9445BSVZ-105

AD9445BSVZ-125

Tools & Simulations 4

Recently Viewed