-
DS28C36: DeepCover Secure Authenticator Data Sheet (Rev. 3)2/3/2021PDF299K
Overview
Features and Benefits
- ECC-256 Compute Engine
- FIPS 186 ECDSA P256 Signature and Verification
- ECDH Key Exchange with Authentication Prevents Man-in-the-Middle Attacks
- ECDSA Authenticated R/W of Configurable Memory
- FIPS 180 SHA-256 Compute Engine
- HMAC
- SHA-256 OTP (One-Time Pad) Encrypted R/W of Configurable Memory Through ECDH Established Key
- Two GPIO Pins with Optional Authentication Control
- Open-Drain, 4mA/0.4V
- Optional SHA-256 or ECDSA Authenticated On/Off and State Read
- Optional ECDSA Certificate to Set On/Off after Multiblock Hash for Secure Boot
- RNG with NIST SP 800-90B Compliant Entropy Source with Function to Read Out
- Optional Chip Generated Pr/Pu Key Pairs for ECC Operations
- 17-Bit One-Time Settable, Nonvolatile Decrement-Only Counter with Authenticated Read
- 8Kbits of EEPROM for User Data, Keys, and Certificates
- Unique and Unalterable Factory Programmed 64-Bit Identification Number (ROM ID)
- Optional Input Data Component to Crypto and Key Operations
- I2C Communication Up to 1MHz
- Operating Range: 2.2V to 3.63V, -40°C to +85°C
- 6-Pin TDFN Package
Product Details
The DS28C36 is a DeepCover® secure authenticator that provides a core set of cryptographic tools derived from integrated asymmetric (ECC-P256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS/NIST true random number generator (RNG), 8Kb of secured EEPROM, a decrement-only counter, two pins of configurable GPIO, and a unique 64-bit ROM identification number (ROM ID).
The ECC public/private key capabilities operate from the NIST defined P-256 curve and include FIPS 186 compliant ECDSA signature generation and verification to support a bidirectional asymmetric key authentication model. The SHA-256 secret-key capabilities are compliant with FIPS 180 and are flexibly used either in conjunction with ECDSA operations or independently for multiple HMAC functions.
Two GPIO pins can be independently operated under command control and include configurability supporting authenticated and nonauthenticated operation including an ECDSA-based crypto-robust mode to support secure-boot of a host processor.
DeepCover embedded security solutions cloak sensitive data under multiple layers of advanced security to provide the most secure key storage possible. To protect against device-level security attacks, invasive and noninvasive countermeasures are implemented including active die shield, encrypted storage of keys, and algorithmic methods.
![]() | Explore security topics and test drive secure authenticators with the Maxim Security Lab |
Applications
- Accessory and Peripheral Secure Authentication
- IoT Node Crypto-Protection
- Secure Boot or Download of Firmware and/or System Parameters
- Secure Storage of Cryptographic Keys for a Host Controller
Product Categories
Product Lifecycle
Production
At least one model within this product family is in production and available for purchase. The product is appropriate for new designs but newer alternatives may exist.
Evaluation Kits (3)
Documentation & Resources
-
DS28C36 Reliability Data1/12/2023PDF66K
-
UG-6389: MAXREFDES155# Quick Start Guide3/3/2017PDF1M
-
ecc-sha2-deepcover-1-wire-secure-authenticator-ebrief10/10/2022PDF379K
-
How Secure Authenticators and Coprocessors Can Simplify Cryptography8/3/2020
-
Cryptography: Planning for Threats and Countermeasures7/20/2020
-
Cryptography: Is a Hardware or Software Implementation More Effective?7/8/2020
-
Cryptography: A Closer Look at the Algorithms6/3/2020
-
Cryptography: Fundamentals of the Modern Approach5/29/2020
-
Cryptography: How It Helps in Our Digital World5/26/2020
-
Back to Basics: Secure Hash Algorithms6/13/2019
-
Secure Authentication for Medical Disposables4/5/2019
-
Why Now is a Good Time to Secure Your Embedded Systems with SHA-32/26/2019
-
The Fundamentals of Secure Boot and Secure Download: How to Protect Firmware and Data within Embedded Devices5/19/2017
-
Injection Molding an IC into a Connector or Consumable Item8/3/2010
Tools & Simulations
Design Tools
Software Development
Reference Designs (1)
Design Resources
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal.
Support & Discussions
Sample & Buy
Ordering FAQs
See our Ordering FAQs for answers to questions about online orders, payment options and more.
Buy Now Pricing
(**) Displayed Buy Now Price and Price Range is based on small quantity orders.
List Pricing
(*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.
Lead Times
Please see the latest communication from our CCO regarding lead times.
Sampling
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.
Evaluation Boards
Pricing displayed is based on 1-piece.
Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.