AD4884
推荐用于新设计Dual-Channel 16-Bit, 20MSPS, SAR ADC with Analog Front End
- 产品模型
- 3
概述
- Integrated fully-differential ADC drivers
- Wide input common-mode voltage range
- High common-mode rejection
- Single-ended to differential conversion
- Gain options include: 1.03, 1.25, 1.53, 2.03, 2.74, 4.11, and 5.77
- Integrated gain-setting resistors
- High performance
- 16-bit resolution, no missing codes
- Throughput: 20MSPS per channel
- Conversion latency: 78.13ns
- INL: ±5ppm (typical), ±12ppm (maximum)
- SNR/THD
- 91.9dBFS (typical)/−111.0dBc (typical) at fIN = 1kHz
- 90.9dBFS (typical)/−107.8dBc (typical) at fIN = 500kHz
- Noise spectral density: −158.4dBFS/Hz
- Low power
- 97.9mW per channel typical at 20MSPS
- Integrated, low-drift reference buffers and decoupling
- Integrated VCM generation
- Digital features and data interface
- Conversion result FIFO, 16k samples per channel
- Digital averaging filter with up to 210 decimation
- SPI configuration per channel
- Configurable data interface per channel
- Single lane, DDR, serial LVDS, 320Mbps per lane
- Dual lane, DDR, serial LVDS, 160Mbps per lane
- Single/quad lane SPI data interface
- Package
- 196-ball, 10mm x 10mm CSP_BGA, 0.65mm pitch
- Integrated supply decoupling capacitors
- Operating temperature range: −40°C to +85°C
The AD4884 is a dual-channel, low noise, low power, high-speed, 16-bit, successive approximation register (SAR) analog-to-digital converter (ADC) with integrated fully-differential drivers (FDA) and gain-setting resistors. The two channels can be sampled either simultaneously or independently, which offers flexibility for a wide range of applications.
The integration of the ADC drivers, low drift reference buffers, low dropout (LDO) regulators along with all critical decoupling capacitors greatly simplifies analog front-end design challenges. Specified performance is easier to achieve, which requires a simpler and more compact printed circuit board (PCB) layout.
Optimized for input signals up to 1MHz, the AD4884 delivers low noise and exceptional linearity at remarkably low power consumption, which makes it ideal for many precision data acquisition systems.
Anti-aliasing filter requirements can be relaxed by taking advantage of the high sample rate to oversample, then apply integrated digital filtering and decimation to reduce noise and deliver an increase in dynamic range for applications where ultra-low latency is not required.
The AD4884 features a SAR architecture that results in a conversion latency of just 78.13ns. Therefore, it is a good fit for wide bandwidth applications that have multiplexed input signals, applications that require extremely low latency, or both. Such high throughput and low-latency applications can benefit from the two independent, multilane low-voltage differential signaling (LVDS) interfaces. Alternatively, the load on the digital host can be eased by storing the captured data in the on-chip, 16k samples per channel, first in, first out (FIFO) memory, then asynchronously accessing it via the serial-peripheral interface (SPI) data interfaces.
APPLICATIONS
- Digital imaging
- Cell analysis
- Spectroscopy
- High-speed data acquisition
- Digital control loops, hardware in the loop
- Power quality analysis
- Source measurement units
- Nondestructive test
参考资料
数据手册 1
用户手册 1
ADI 始终高度重视提供符合最高质量和可靠性水平的产品。我们通过将质量和可靠性检查纳入产品和工艺设计的各个范围以及制造过程来实现这一目标。出货产品的“零缺陷”始终是我们的目标。查看我们的质量和可靠性计划和认证以了解更多信息。
| 产品型号 | 引脚/封装图-中文版 | 文档 | CAD 符号,脚注和 3D模型 |
|---|---|---|---|
| AD4884BBCZ | 196-ball CSP_BGA (10 mm x 10 mm x 1.28 mm) | ||
| AD4884BBCZ-RL | 196-ball CSP_BGA (10 mm x 10 mm x 1.28 mm) | ||
| AD4884BBCZ-RL7 | 196-ball CSP_BGA (10 mm x 10 mm x 1.28 mm) |
软件资源
找不到您所需的软件或驱动?
申请驱动/软件工具及仿真模型
IBIS 模型 1
评估套件
最新评论
需要发起讨论吗? 没有关于 AD4884的相关讨论?是否需要发起讨论?
在EngineerZone®上发起讨论