AD4083

推荐用于新设计

16-Bit, 40MSPS, Low Noise, Low Power SAR ADC

产品技术资料帮助

ADI公司所提供的资料均视为准确、可靠。但本公司不为用户在应用过程中侵犯任何专利权或第三方权利承担任何责任。技术指标的修改不再另行通知。本公司既没有含蓄的允许,也不允许借用ADI公司的专利或专利权的名义。本文出现的商标和注册商标所有权分别属于相应的公司。

Viewing:

概述

  • 16-bit resolution, no missing codes
  • Throughput: 40MSPS, 48.43ns conversion latency
  • Noise spectral density: 10.69nV/√Hz,165.9dBFS/Hz
  • Low 1/f, low frequency noise (0.1Hz to 10Hz): 265nV rms
  • Low Power:70.2mW typical at 40MSPS
  • INL: ±8ppm (typ), ±12ppm (max)
  • Dynamic range: 92.94dBFS
  • SNR/THD
    • 92.2dB (typ)/−111dB (typ) at fIN = 1kHz
    • 92dB (typ)/−103.4dB (typ) at fIN = 1MHz
  • Easy Drive
    • 6V p-p differential input range
    • Continuous signal acquisition
    • Linearized, 5μA/MSPS input current
  • Integrated, low-drift reference buffer and decoupling
  • Integrated VCM generation
  • Digital features and data interface
    • Conversion result FIFO, 16K sample depth
    • Digital averaging filter with up to 210 decimation
  • SPI configuration
  • Configurable data interface
    • Single lane, DDR, serial LVDS, 640Mbps per lane
    • Dual lane, DDR, serial LVDS, 320Mbps per lane
    • Single/quad lane SPI data interface
  • Package
    • 49-ball, 5mm × 5mm CSP_BGA, 0.65mm pitch
    • Integrated supply decoupling capacitors
  • Operating temperature range: −40°C to +85°C

The AD4083 is a high speed, low noise, low distortion, 16-bit, Easy Drive, successive approximation register (SAR) analog-to-digital converter (ADC). Maintaining high performance (signal-to-noise and distortion (SINAD) ratio > 90dBFS) at signal frequencies in excess of 1MHz enables the AD4083 to service a wide variety of precision, wide bandwidth data acquisition applications. Simplification of the input anti-alias filter design can be accomplished by applying oversampling along with the integrated digital filtering and decimation to reduce noise and lower the output data rate for applications that do not require the lowest latency of the AD4083.

The AD4083 Easy Drive features reduce both signal chain complexity and power consumption while enabling greater channel density and flexibility in companion component selection. The product input structure was designed to minimize any input dependent signal currents, therefore reducing any converter induced settling artifacts. The continuous acquisition architecture allows settling across the entire conversion cycle, easing ADC driver settling and bandwidth requirements as compared to other high-speed data converters.

The AD4083 includes several elements that simplify data converter integration: a low drift reference buffer, low dropout (LDO) regulators to generate ADC core and digital interface supply rails, and a 16K result data first-in first out (FIFO) that can greatly reduce the load on the digital host. Additionally, critical supply and reference decoupling capacitors are integrated in the package to ensure optimum performance, simplify printed circuit board (PCB) layout, and reduce the overall solution footprint.

APPLICATIONS

  • Digital imaging
  • Cell analysis
  • Spectroscopy
  • Automated test equipment
  • High speed data acquisition
  • Digital control loops, hardware in the loop
  • Power quality analysis
  • Source measurement units
  • Electron and X-ray microscopy
  • Radar level measurement
  • Nondestructive test

AD4083
16-Bit, 40MSPS, Low Noise, Low Power SAR ADC
AD4083 Functional Block Diagram AD4083 Pin Configuration AD4083 Chip Illustration
添加至 myAnalog

将产品添加到myAnalog 的现有项目或新项目中(接收通知)。

创建新项目
提问

参考资料

了解更多
添加至 myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

创建新项目

软件资源

找不到您所需的软件或驱动?

申请驱动/软件

最新评论

需要发起讨论吗? 没有关于 AD4083的相关讨论?是否需要发起讨论?

在EngineerZone®上发起讨论

近期浏览