AD9445: 14-Bit, 105 MSPS / 125 MSPS A/D Converter

AD9445 Data Sheet Rev 0, 11/2005 (pdf 965kB)

日本語版

Product
Details
Features, Specifications, Status, Price, Diagrams, Similar Products, Support
Documentation
Data Sheet, Application Notes, Tutorials, User Guides, Quality, Lead-Free, Circuit Notes, Videos
Design Tools,Models,
Drivers & Software
Design Tools, Device Drivers, SPICE, Models, Software
Evaluation Kits,
Symbols & Footprints
Evaluation Kits, Symbols & Footprints
Product Recommendations
& Reference Designs
ADI Recommends products to be used with this part, Reference Designs, Companion Products
Sample
& Buy
Price, Packaging, Availability, Disti Inventory, Sample, Purchase

Product Details

Check Price and Availability Add to Signal Chain Designer Explore in Signal Chain Designer

Model	Package	Price* (100-499)	Price* 1000 pcs
AD9445BSVZ-105 Status: Production	100 ld TQFP w/ 9.5mm exposed pad	$48.82	$41.49
AD9445BSVZ-125 Status: Production	100 ld TQFP w/ 9.5mm exposed pad	$65.48	$55.66

The AD9445 is a 14-bit monolithic, sampling analog-to-digital converter (ADC) with an on-chip, IF sampling track-and-hold circuit and is optimized for power, small size, and ease of use. The product operates at up to an 105 MSPS conversion rate and is optimized for multi-carrier, multimode receivers, such as those found in cellular infrastructure equipment.

The ADC requires 3.3 V and 5.0 V power supplies and a low voltage differential input clock for full performance operation. No external reference or driver components are required for many applications. Data outputs are LVDS-compatible (ANSI-644) or CMOS-compatible and include the means to reduce the overall current needed for short trace distances.

Optional features allow users to implement various selectable operating conditions, including data format select and output data mode.

The AD9445 is available in a 100-lead surface-mount plastic package (100-lead TQFP/EP) specified over the industrial temperature range (−40°C to +85°C).

Product Highlights

High performance: Outstanding SFDR performance for multicarrier, multimode 3G and 4G cellular base station receivers.
Ease of use: On-chip reference and track-and-hold. An output clock simplifies data capture.
Packaged in a Pb-free, 100-lead TQFP/EP.
Clock duty cycle stabilizer (DCS) maintains overall ADC performance over a wide range of clock pulse widths.
OR (out-of-range) outputs indicate when the signal is beyond the selected input range.

Applications

Multi-carrier, multimode cellular receivers
Antenna array positioning
Power amplifier linearization
Broadband wireless
Radar, infrared imaging
Medical Imaging
Communications instrumentation

myAnalog

Product Updates: Notify Me

FEATURES and BENEFITS

125 MSPS guaranteed sampling rate (AD9445BSV-125)
100 dB two-tone SFDR with 30 MHz and
31 MHz
73.5 dB SNR with 70 MHz input
85 dBc SFDR with 225 MHz input
Excellent linearity
DNL = ±0.25 LSB typical
INL = ±0.8 LSB typical

2.3 W power dissipation
3.3 V and 5 V supply operation
2.0 V p-p to 3.2 V p-p differential full-scale input
LVDS outputs (ANSI-644 compatible) or CMOS outputs
Data format select (Offset Binary or 2’s compliment)
Output clock available

Functional Block Diagram for AD9445

Typical Applications and Other Diagrams

Enlarge

Documentation

Title	Content Type	File Type
AD9445: 14-Bit, 105/125 MSPS, IF Sampling ADC Data Sheet (Rev 0, 11/2005) (pdf, 965 kB)	Data Sheets	PDF
AN-1204: Using the ADL5562 Differential Amplifier to Drive Wide Bandwidth ADCs (pdf, 164 kB)	Application Notes	PDF
AN-1142: Techniques for High Speed ADC PCB Layout (pdf, 392 kB)	Application Notes	PDF
AN-282: Fundamentals of Sampled Data Systems (pdf, 2131 kB)	Application Notes	PDF
AN-737: How ADIsimADC Models an ADC (pdf, 373 kB)	Application Notes	PDF
AN-807: Multicarrier WCDMA Feasibility (pdf, 969 kB)	Application Notes	PDF
AN-808: Multicarrier CDMA2000 Feasibility (pdf, 1535 kB) The goal of this application note is to determine the feasibility of implementing a multicarrier CDMA2000 transceiver and what the major subsystem performances must be.	Application Notes	PDF
AN-905: VisualAnalog Converter Evaluation Tool Version 1.0 User Manual (pdf, 2124 kB)	Application Notes	PDF
AN-935: Designing an ADC Transformer-Coupled Front End (pdf, 363 kB)	Application Notes	PDF
AN-835: Understanding High Speed ADC Testing and Evaluation (pdf, 985 kB)	Application Notes	PDF
AN-586: LVDS Outputs for High Speed A/D Converters (pdf, 207 kB) High Speed ADCs Uses LVDS (Low-Voltage Differential Signaling) to Minimize Performance Limitations In ADC Applications When Providing High Speed Data Output	Application Notes	PDF
AN-715: A First Approach to IBIS Models: What They Are and How They Are Generated (pdf, 370 kB)	Application Notes	PDF
AN-345: Grounding for Low-and-High-Frequency Circuits (pdf, 455 kB) Know Your Ground and Signal Paths for Effective Designs. Current Flow Seeks Path of Least Impedance-Not Just Resistance....	Application Notes	PDF
AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter (pdf, 291 kB)	Application Notes	PDF
AN-501: Aperture Uncertainty and ADC System Performance (pdf, 227 kB) A Key Concern in IF Sampling is that of Aperture Uncertainty (Jitter)	Application Notes	PDF
CN-0046: Using the AD8352 as an Ultralow Distortion Differential RF/IF Front End for High Speed ADCs (pdf, 120 kB)	Circuit Note	PDF
CN-0002: Using the AD8376 VGA to Drive Wide Bandwidth ADCs for High IF AC-Coupled Applications (pdf, 128 kB)	Circuit Note	PDF
UG-173: High Speed ADC USB FIFO Evaluation Kit (HSC-ADC-EVALB-DCZ) (pdf, 774 kB)	User Guides	PDF
Ask The Application Engineer 36, Wideband A/D Converter Front-End Design Considerations II: Amplifier-or Transformer Drive for the ADC? (Analog Dialogue, Volume 41 February 2007)	Analog Dialogue	HTML
Which ADC Architecture Is Right for Your Application? by Walt Kester, Analog Devices, Inc. (Analog Dialogue, Vol 39, June 2005)	Analog Dialogue	HTML
ADC Input Noise: The Good, The Bad, and The Ugly. Is No Noise Good Noise?	Analog Dialogue	HTML
MS-2210: Designing Power Supplies for High Speed ADC (pdf, 327 kB)	Technical Articles	PDF
ADCs Deliver Faster Sampling Rates with New Levels of Dynamic Range (pdf) (RF Design, Editor's Choice, Product of the Month/May 2005)	Product Reviews	PDF
New Analog-To-Digital Converter Captures Weak Signals In Noisy Environments (Wireless Design Online, 5/9/2005)	Product Reviews	HTML
High-speed Wandler für Kommunikations- und Messsysteme (Elektronik Praxis, 5/9/2005)	Product Reviews	HTML
"Phenomenally Fast 16 Bit ADC Being Offered in 80 Msample/s and 100 Msample/s Versions" (htm) (analogZONE, 5/9/2005)	Product Reviews	HTM
ADCs Boost Sampling Rates, Hold Line on SFDR (EDN, 5/9/2005)	Product Reviews	HTML
High-speed A/D Converter Duo Boasts True 16- and 14-Bit Resolution (eeProductCenter, 5/5/2005)	Product Reviews	HTML
ADI Broadens Product Portfolio (Electronic News, 5/9/2005)	Product Reviews	HTML
RAQs index	Rarely Asked Questions	HTML
Glossary of EE Terms	Glossary	HTML

Design Tools,Models,Drivers & Software

Title	Content Type	File Type
ADIsimADC ADIsimADC is Analog Devices' Analog-to-Digital Behavioral Model that accurately models the typical performance characteristics of many of our High Speed Converters. The model faithfully reproduces the errors associated with both static and dynamic features such as AC linearity, clock jitter, and many other product specific anomalies.	ADIsim Design/Simulation Tools	HTML
AD9445 IBIS Models AD9445BSVZ (Valid for both the -105 and -125 speed grades, supporting both LVDS and CMOS output modes)	IBIS Models	HTML

Evaluation Kits & Symbols & Footprints

Symbols and Footprints— Analog Devices offers Symbols & Footprints which are compatible with a large set of today’s CAD systems for broader and easier support.

Product Recommendations & Reference Designs

Engineered. Tested. Ready to Integrate.

Learn More

Updated 04/2009

Circuit Note PDF

CN0002:Using the AD8376 VGA to Drive Wide Bandwidth ADCs for High IF AC-Coupled Applications

Benefits & Features

Ultralow distortion programmable gain input
86 dB SFDR performance at 100 MHz

Products Used

Add to Signal Chain Designer Explore in Signal Chain Designer

CN0002:Using the AD8376 VGA to Drive Wide Bandwidth ADCs for High IF AC-Coupled Applications

Updated 10/2008

Circuit Note PDF

CN0046:Using the AD8352 as an Ultralow Distortion Differential RF/IF Front End for High Speed ADCs

Benefits & Features

RF frequency range front end
Good distortion performance
Isolation to drive the converter

Products Used

Add to Signal Chain Designer Explore in Signal Chain Designer

CN0046:Using the AD8352 as an Ultralow Distortion Differential RF/IF Front End for High Speed ADCs

Sample & Buy

Price, packaging, availability

AD9445 Model Options

Print Table

Model	Package	Pins	Temp. Range	Packing, Qty	Price*(100-499)	Price*1000 pcs	RoHS	View PCN/ PDN	Check Inventory/ Purchase/Sample
AD9445BSVZ-105 Status: Production	100 ld TQFP w/ 9.5mm exposed pad	100	Ind	Tray, 90	$48.82	$41.49	Y Material Info	PCN	Purchase
AD9445BSVZ-125 Status: Production	100 ld TQFP w/ 9.5mm exposed pad	100	Ind	Tray, 90	$65.48	$55.66	Y Material Info	PCN	Purchase

Price Table Help

The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.

View Sales and Distribution Offices

View Cart

Review this Product X

AD9445: 14-Bit, 105 MSPS / 125 MSPS A/D Converter