Altera Transceiver Signal Integrity Development Kit, Stratix V GT Edition
Altera Transceiver Signal Integrity Development Kit, Stratix V GT Edition
トップへ
概要
設計リソース
デバイス・ドライバ
コンポーネントのデジタル・インターフェースとを介して通信するために使用されるCコードやFPGAコードなどのソフトウェアです。
機能と利点
- Analog Devices has worked closely with FPGA and processor manufacturers to develop verified power solutions that optimize cost, size and efficiency in high performance applications
- Our reference designs are supported by an intuitive design tool set and IP
- Our team can provide designs for quick prototypes that can speed time to market in the most complex applications
参考資料
-
DK-SI-5SGTMC7N Signal Integrity Kit Schematic2014/08/04PDF561K
回路説明
The Altera® Stratix® V GT Transceiver Signal Integrity (SI) Development Kit provides a platform for electrical compliance testing and interoperability analysis. The accessibility to multiple channels allows for real-world analysis as implemented in the system with transceiver channels available through SMA and popular backplane connectors. You can use this development kit to perform the following tasks:
- Evaluate transceiver link performance up to 28 Gbps
- Generate and check pseudo-random binary sequence (PRBS) patterns via a simple to use GUI (does not require the Quartus® II software)
- Access advanced equalization to fine tune link settings for optimal bit error ratio (BER)
- Perform jitter analysis
- Verify physical media attachment (PMA) interoperability with Stratix V GT FPGAs for targeted protocols, such as CEI-25/28G, CEI-11G, PCI Express® (PCIe®) Gen 3.0, 10GBASE-KR, 10 Gigabit Ethernet, XAUI, CEI-6G, Serial RapidIO®, HD-SDI, and others
- Use the built-in high speed backplane connectors to evaluate custom backplane performance and evaluate link BER