Overview
Features and Benefits
- Simple power connection using 6 V wall adapter and on-board LDO voltage regulators
- LDOs are easily bypassed for power measurements
- 8 ac-coupled differential LVPECL SMA connectors
- 2 ac-coupled LVPECL differential headers
- 2 dc-coupled differential LVDS SMA connectors that are reconfigurable to four CMOS SMA connectors
- 2 dc-coupled LVDS differential headers that are reconfigurable to four CMOS connectors
- SMA connectors for
2 reference inputs
Charge pump output
Clock distribution input - USB connection to PC
- Microsoft Windows-based evaluation software with simple graphical user interface
- On-board PLL loop filter
- Easy access to digital I/O and diagnostic signals via I/O header
- Status LEDs for diagnostic signals
Product Details
The AD9516-x, AD9517-x, and AD9518-x are very low noise PLL clock synthesizers featuring an integrated VCO, clock dividers, and up to 14 outputs. The AD9516 features automatic holdover and a flexible reference input circuit allowing for very smooth reference clock switching. The AD9516 family also features the necessary provisions for an external VCXO.
The AD9516 evaluation board is a compact, easy-to-use platform for evaluating all features of the AD9516. The AD9516, AD9517, and AD9518 differ only in package size, and the number of outputs. The evaluation software main window for the AD9517 and AD9518 reflects fewer outputs, but the operation is identical for all devices.
Use the user guide in conjunction with the AD9516, AD9517, and AD9518 data sheets.
Documentation & Resources
-
AD9517 Schematic (Rev. A)1/26/2012PDF200 K
-
UG-075: AD9516-x, AD9517-x, and AD9518-x Evaluation Board User Guide1/30/2010PDF1089 kB
-
AD9517 Gerber Files5/19/2021ZIP348 K
-
AD9517 Simulation File for the ADIsimCLK1/26/2012ZIP8K
-
AD9517-1 Evaluation Board Register Setup1/26/2012ZIP0K
-
AD9517-1 Bill of Materials1/26/2012XLS39 K