PHY1068
Fibre Channel Active Equalizer and Retimer
High-Performance Equalizer for Legacy Backplanes
Part Details
- Optimized for 8.5G Fibre Channel
- Fully Integrated Equalizer and Phase Algorithms, Minimizing Firmware Development
- Low Latency (15ns)
- User-Programmable Preemphasis Driver
- Integrated PRBS and BERT for System Test and Design Verification
- Loss-of-Signal (LOS) and Loss-of-Lock (LOL) Alarms
- Auto-Detect 2-Wire or SPI™ Microcontroller Interface
- Small-Footprint, 36-Ball BGA in 5mm x 5mm Package with 0.8mm Ball Pitch
- Minimal External Component Requirement
The PHY1068 is an active equalizer and retiming driver with programmable preemphasis designed for greatly extended reach in 8.5Gbps backplane applications. The device integrates an input AGC stage, making it sensitive enough for noise-limited links, while its powerful equalizer means it can extract data from signals degraded by dispersion or reflections typical of backplane environments.
The high level of integration reduces the required board area and complexity of firmware development, minimizing cost and time to market. The provision of programmable preemphasis on the device output driver enables the PHY1068 to be used in a wide variety of applications.
Manufactured in an advanced CMOS process, the PHY1068 is packaged in a RoHS-compliant, 36-ball BGA package.
Applications
- 8.5G Copper Backplanes
- Backward Compatible to 2G and 4G Fibre Channel Copper Backplanes
Documentation
Latest Discussions
No discussions on phy1068 yet. Have something to say?
Start a Discussion on EngineerZone®