MAXQ3108

Low-Power, Dual-Core Microcontroller

MAXQ3108 and DS8102 Enable Shunts for Three-Phase Meter Designs

Part Details

Not the part you were looking for?

View All Documentation

Ask a Question

Submit your question below and we will return the best answer from ADI’s knowledge database:

Other places you can find help

Support

Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.

Visit the ADI Support Page

Ask the ADI community for help.

Ask the EngineerZone Community

FAQs

Sales & Ordering FAQs

Features

High-Performance, Low-Power, Dual 16-Bit RISC Cores
Approaches 1MIPS per MHz
System Clock
- 10.027MHz (DSPCore)
- 5.014MHz (UserCore)
33 Instructions
Approximately 100ns Execution Time at 10.027MHz
Three Independent Data Pointers Accelerate Data Movement with Automatic Increment/Decrement
16-Bit Instruction Word, 16-Bit Data Bus
16 x 16-Bit General-Purpose Working Registers for Each Core
16-Level Hardware Stack for Each Core
Hardware Support for Software Stack
Memory Features
- UserCore
  - 64KB Flash Program Memory
  - 16B Battery-Backed (V_BAT) Data SRAM
  - 4KB Utility ROM
  - 2KB Data SRAM; 10KB Total Data SRAM (If DSPCore Inactive)
- DSPCore
  - 8KB User-Loadable SRAM Code Memory
  - 1KB Data SRAM
Peripherals
- FLL (10MHz Output with 32kHz Input)
- SPI Master, I²C Master
- Two UART Channels (One Supports IR Carrier Modulation)
- Math Accelerator for Each Core
- Three Manchester Decoder and Cubic Sinc Filter Channels for Interfacing to DS8102 Delta-Sigma Modulators
- Two 16-Bit Programmable Timer/Counters
- RTC with Alarms and Digital Trim, Dedicated Battery-Backup Pin (V_BAT)
- Two Programmable Pulse Generators
- Independent Watchdog Timer for Each Core
- External Interrupts
- JTAG Interface
Operating Modes
- Stop Mode: 0.1µA typ
- Active Current at 10MHz and V_DD = 2.0V: 1.0mA typ

Additional Details

The MAXQ3108 is a low-power microcontroller that features two high-performance MAXQ20 cores: a dedicated core (DSPCore) for intensive data processing and a user core (UserCore) for supervisory functions. The two cores can operate at different clock speeds, allowing lower system power consumption for even processing intensive applications. The UserCore can be configured to run at the lowest clock rate possible for monitoring the peripherals for communication activities, while the DSPCore runs at the highest speed. Each core has access to an independent math accelerator (a multiply/accumulate unit). The UserCore supports SPI™, I²C, two UART channels with one channel supporting IR carrier modulation, a trimmable real-time clock (RTC), battery-backed RTC registers, and data memory. The DSPCore is fully user programmable and configurable. With the standard 32,768Hz crystal, the DSPCore operates at 10.027MHz, while the UserCore runs at 5.014MHz.

Designers must have the following documents to fully use all the features of this device. The data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about device features and operation.