MAX5871

PRODUCTION

16-Bit, 5.9Gsps Interpolating and Modulating RF DAC with JESD204B Interface

Enables Fully Digital, Software-Defined Radio (SDR) Direct RF Transmitter for Wireless Communications

Viewing:

Overview

  • Simplifies RF Design and Enables New Wireless Communication Architectures
    • Eliminates I/Q Imbalance and LO Feedthrough
    • Enables Multi-Band RF Modulation
  • Direct RF Synthesis of 600MHz Bandwidth Up to 2.8GHz
    • 5.898Gsps DAC Output Update Rate
    • High-Performance 14-Bit RF DAC Core
    • Digital Quadrature Modulator and NCO with 1Hz/10Hz/100Hz/1kHz/10kHz Resolution
    • 5x/6x/6.67x/8x/10x/12x/13.33x/16x/20x/24x Interpolation
    • Integrated Clock Multiplying PLL+VCO
  • Highly Flexible and Configurable
    • 1, 2, or 4-Lane JESD204B Input Data Interface
      • Subclass-0 and Subclass-1 Compliant
      • Up to 10Gbps Per Lane
    • Reference Clock for System Synchronization
    • Multiple DAC Synchronization (Subclass-1)
    • SPI Interface for Device Configuration

The MAX5871 high-performance interpolating and modulating 16-bit 5.9Gsps RF DAC can directly synthesize up to 600MHz of instantaneous bandwidth from DC to frequencies greater than 2.8GHz. The device enables multi-standard and multi-band transmitters in wireless communications applications. The device meets spectral mask requirements for a broad set of communication standards including multicarrier GSM, UMTS, and LTE.

The device integrates interpolation filters, a digital quadrature modulator, a numerically controlled oscillator (NCO), clock multiplying PLL+VCO and a 14-bit RF DAC core. The user-configurable 5x, 6x, 6.67x, 8x, 10x, 12x, 13.33x, 16x, 20x or 24x, linear phase interpolation filters simplify reconstruction filtering, while enhancing passband dynamic performance, and reduce the input data bandwidth required from an FPGA/ASIC. The NCO allows for fully agile modulation of the input baseband signal for direct RF synthesis.

The MAX5871 accepts 16-bit input data via a four-lane JESD204B SerDes data input interface that is Subclass-0 and Subclass-1 compliant. The interface can be configured for 1, 2, or 4 lanes and supports data rates up to 10Gbps per lane allowing flexibility to optimize the I/O count and speed.

The MAX5871 clock input has a flexible clock interface and accepts a differential sine-wave, or square-wave input clock signal. A bypassable clock multiplying PLL and VCO can be used to generate a high-frequency sampling clock. The device outputs a divided reference clock to ensure synchronization of the system clock and DAC clock. In addition, multiple devices can be synchronized using JESD204B Subclass-1.

The MAX5871 uses a differential current-steering architecture and can produce a 0dBm full-scale output signal level with a 50Ω load. Operating from 1.8V and 1.0V power supplies, the device consumes 2.5W at 4.9Gsps. The device is offered in a compact 144-pin, 10mm x 10mm, FCCSP package and is specified for the extended industrial temperature range (-40°C to +85°C).

Applications

  • Cellular Base-Station Transmitters
  • 2.5G/3G - GSM/TDMA/CDMA/UMTS
  • 4G LTE and WiMAX
  • Multi-Standard and Multi-Band Transmitters
  • Point-to-Point Microwave Links
  • Wireless Backhaul

MAX5871
16-Bit, 5.9Gsps Interpolating and Modulating RF DAC with JESD204B Interface
MAX5871: Functional Diagram
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Tools & Simulations

Software Development 1


Evaluation Kits

MAX5871EVKIT

Evaluation Kit for the MAX5871

Features and Benefits

  • Evaluates MAX5871 RF DAC Performance, Capability and Feature Set
  • Single 3.3V Input Voltage Supply
  • Maximum 5.9Gsps Update Rate
  • Direct Interface with Xilinx VC707 Data Source Board
  • Windows 7/8 and Windows XP-Compatible Software
  • On-Board SPI Interface Control for the MAX5871
  • On-Board SMBus™ Interface Control for the MAX6654 Temperature Sensor
  • GUI Controls for VC707 Operation
  • Proven 10-Layer PCB Design
  • Fully Assembled and Tested

Product Details

The MAX5871 evaluation kit (EV kit) contains a single MAX5871 high-performance interpolating and modulating 16-bit 5.9Gsps RF DAC that can directly synthesize up to 600MHz of instantaneous bandwidth from DC to frequencies greater than 2.8GHz. The device is optimized for direct RF synthesis of single and multicarrier transmit signals in wireless communications applications. The MAX5871 meets spectral mask requirements of a wide range of communication standards, including MC GSM, UMTS, and LTE. The EV Kit provides a complete system for evaluating the performance of the MAX5871 and a platform for system development.

The EV kit connects to one FMC connector on the Xilinx® VC707 evaluation kit, allowing the VC707 to communicate with the MAX5871’s JESD204B serial link interface.

The EV kit includes Windows® 7/8 and Windows XP®- compatible software that provides a simple graphical user interface (GUI) for configuration of all of the MAX5871 registers through the SPI interface, control of the VC707 FPGA, and temperature monitoring.

Applications

  • Cellular Base-Station Transmitters
  • 2.5G/3G - GSM/TDMA/CDMA/UMTS
  • 4G LTE and WiMAX
  • Multi-Standard and Multi-Band Transmitters
  • Point-to-Point Microwave Links
  • Wireless Backhaul

MAX5871EVKIT
Evaluation Kit for the MAX5871

Latest Discussions

Recently Viewed