HMCAD1104

LAST TIME BUY

Octal 10-Bit 20/40/50/65 MSPS A/D Converter

Viewing:

Overview

65 MSPS Maximum Sampling Rate
Ultra Low Power Dissipation:
12 mW/Channel at 20MSPS
20 mW/Channel at 40MSPS
25 mW/Channel at 50MSPS
30 mW/Channel at 65MSPS
61.6 dB SNR at 8 MHz FIN
0.5 μs Startup from Sleep, 15 μs from Power Down
Reduced Power Dissipation Modes Available

1.7 to 3.6V I/O Supply Voltage
71.5 dB SNR at 8 MHz FIN
Internal Reference Circuitry with No External Components Required
Coarse and Fine Gain Control
Internal Offset Correction
1.8V Supply Voltage
Serial LVDS Output
64 Lead 9 × 9 mm SMT Package

HMCAD1104 is a high performance low power octal analog-to-digital converter (ADC). The ADC is based on a proprietary structure and employs internal reference circuitry, a serial control interface and serial LVDS output data. Data and frame synchronization output clocks are supplied for data capture at the receiver.

Various modes and configuration settings can be applied to the ADC through the serial control interface (SPI). Each channel can be powered down independently and data format can be selected through this interface. A full chip idle mode can be set by a single external pin. Register settings determine the exact function of this external pin.

The HMCAD1104 is designed to easily interface with field-programmable gate arrays (FPGAs) from several vendors.

The very low start up times for the HMCAD1104 allows significant power reduction in duty-cycled systems, by utilizing the Sleep Modes or Power Down Mode when the receive path is idle.

APPLICATIONS