Features and Benefits

  • 100 MHz (10.5 ns) Core Instruction Rate
  • Single-Cycle Instruction Execution, Including SIMD Operations in Both Computational Units
  • 570 MFLOPS Peak and
    380 MFLOPS Sustained Performance (Based on FIR)
  • Dual Data Address Generators (DAGs) with Modulo and Bit-Reverse Addressing
  • EEE 1149.1 JTAG Standard Test Access Port and On-Chip Emulation
  • Zero-Overhead Looping and Single-Cycle Loop Setup, Providing Efficient Program Sequencing
  • 400-Ball 27 × 27 mm Metric PBGA Package
  • Single Instruction Multiple Data (SIMD) Architecture provides two computational processing elements, concurrent execution and code compatibility at assembly level with the ADSP-2106x SHARC DSP family

Product Details

The ADSP-21160N SHARC® DSP is the second iteration of the ADSP-21160. Built in a 0.18 micron CMOS process, it offers higher performance and lower power consumption than its predecessor, the ADSP-21160M. Easing portability, the ADSP-21160N is application source code compatible with first generation ADSP-2106x SHARC DSPs in SISD (Single Instruction, Single Data) mode. To take advantage of the processor’s SIMD (Single Instruction, Multiple Data) capability, some code changes are needed. Like other SHARCs, the ADSP-21160N is a 32-bit processor that is optimized for high performance DSP applications. The ADSP-21160N includes a 100 MHz core, a dual-ported on-chip SRAM, an integrated I/O processor with multiprocessing support, and multiple internal buses to eliminate I/O bottlenecks.

The ADSP-21160N introduces Single-Instruction, Multiple-Data (SIMD) processing. Using two computational units (ADSP-2106x SHARC DSPs have one), the ADSP-21160N can double performance versus the ADSP-2106x on a range of DSP algorithms.

The ADSP-21160N continues SHARC’s industry-leading standards of integration for DSPs, combining a high-performance 32-bit DSP core with integrated, on-chip system features. These features include a 4M-bit dual ported SRAM memory, host processor interface, I/O processor that supports 14 DMA channels, two serial ports, six link ports, external parallel bus, and glueless multiprocessing.

Product Lifecycle icon-recommended Production

At least one model within this product family is in production and available for purchase. The product is appropriate for new designs but newer alternatives may exist.

Evaluation Kits (1)

Documentation & Resources

  • View All (46)
  • Data Sheets (1)
  • Application Notes (35)
  • User Guides (1)
  • Processor Manuals (4)
  • Integrated Circuit Anomalies (1)
  • Legacy Emulator Manuals (2)
  • Product Highlight (1)
  • Product Selection Guide (1)
  • Application Notes

    Software & Systems Requirements

    Software & Tools Anomalies

    Software Development Tools

    Design Resources

    ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well.  "Zero defects" for shipped products is always our goal.

    PCN-PDN Information

    Sample & Buy

    See our Ordering FAQs for answers to questions about online orders, payment options and more.


    The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.

    Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.

    Price Table Help