ADSP-21060
SHARC, 40 MHz, 120 MFLOPS, 5v, floating point
Show More
Not the part you were looking for?
5
B
IBIS Model
ADSP-21060 IBIS Datafile (QFP Package)
B
BSDL Model File
ADSP-21060: PQFP (EDQUAD) and CQFP (heat slug up - CZ) packages
B
BSDL Model File
ADSP-21060 SHARC Processor BSDL File 225 ball PBGA Package (10/2009)
28 kBB
BSDL Model File
ADSP-21060 SHARC Processor BSDL File 240 lead CQFP (heat slug down - CW) Package (10/2009)
21 kBB
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- 40MHz (25ns instruction rate) SISD SHARC Core
- 120MFLOPs peak performance
- Code compatible with all SHARC processors
- Supports IEEE-compatible 32-bit floating-point, 40-bit floating point, and 32-bit fixed point math
- 4Mbits of on-chip dual-ported SRAM
- Glueless connection for scalable DSP multiprocessing
- Six Link Ports for point to point connectivity and array multiprocessing
- Two synchronous serial ports with independent transmit and receive functions
- 10 Channel DMA controller
- Host Processor Interface
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The ADSP-21062 and ADSP-21060 SHARC DSPs are signal processing microcomputers that offer new capabilities and levels of performance. The ADSP-2106x SHARCs are 32-bit processors optimized for high performance DSP applications. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.
Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle.
The ADSP-2106x SHARC DSP represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including a 4 Mbit SRAM memory (2 Mbit on the ADSP-21062, 1 Mbit on the ADSP-21061), host processor interface, DMA controller, serial ports, and link port and parallel bus connectivity for glueless DSP multiprocessing.
5
B
IBIS Model
ADSP-21060 IBIS Datafile (QFP Package)
B
BSDL Model File
ADSP-21060: PQFP (EDQUAD) and CQFP (heat slug up - CZ) packages
B
BSDL Model File
ADSP-21060 SHARC Processor BSDL File 225 ball PBGA Package (10/2009)
28 kBB
BSDL Model File
ADSP-21060 SHARC Processor BSDL File 240 lead CQFP (heat slug down - CW) Package (10/2009)
21 kBB
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
ADSP-21060
Documentation
Filters
1 Applied
-
All
-
Data Sheet
-
Application Note
-
Legacy Emulator Manual
-
Processor Manual
-
Integrated Circuit Anomaly
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
1
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC: SHARC Processor Data Sheet (Rev.H)
Application Note
47
306 kB
142 kB
HTML
Legacy Emulator Manual
2
Processor Manual
4
HTML
HTML
HTML
Integrated Circuit Anomaly
1
Documentation
Data Sheet 1
Application Note 39
EE-141: Benchmarking C Code on the ADSP-2106x and the ADSP-2116x Family of DSPs
EE-74: Analog Devices Serial Port Development and Troubleshooting Guide
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev.10)
EE-112: Class Implementation in Analog C++
EE-340: Connecting SHARC® and Blackfin® Processors over SPI (Rev.1)
EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs
EE-280: In-Circuit Flash Programming on ADSP-2106x SHARC® Processors (Rev.2)
EE-323: Implementing Dynamically Loaded Software Modules (Rev.1)
EE-328: Migrating from ADSP-2106x/2116x to ADSP-2126x/2136x/2137x SHARC® Processors (Rev.1)
EE-37: How to Interface an LCD to the 21xx and 2106x Family DSP's
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev.1)
EE-86: Interfacing SHARC 2106x DSPs to PLX 9080 PCI Bridge Chips
EE-109: ADSP2106x : Using 2106x SPORT's as Timers
EE-166: ADSP-2106x EPROM Overlay Support with VisualDSP++ 2.0
EE-62: Accessing Short Word Memory In C
EE-70: ADSP-2106x SPORT DTx pins: Is There Potential MCM Data Contention Between Different SHARCs
EE-47: ADSP-2106x Link Ports - Maximum Throughput
EE-110: A Quick Primer on ELF and DWARF File Formats
EE-332: Cycle Counting and Profiling (Rev.2)
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
EE-305: Designing and Debugging Systems with SHARC Processors (Rev.1)
EE-42: C-Programs on the ADSP-2106x
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev.14)
EE-84: External Port DMA Modes of Operation for SHARC Processors (Rev.2)
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev.1)
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev.2)
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev.3)
EE-45: Using the ADSP-2106x/21020 EZ-ICE DBWIN Utility
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)
EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev.3)
EE-132: Placing C Code and Data Modules in SHARC memory using VisualDSP++™
EE-46: SHARC Internal Power Measurements
EE-103: Performing Level Conversion Between 5v and 3.3v IC's
EE-116: SHARC Shortword DMA
AN-1: SHARC Legacy Application Notes
EE-104: Setting Up Streams with the VisualDSP Debugger
EE-241: SHARC® DSPs to TigerSHARC® Processors Code Porting Guide (Rev.1)
EE-85: Recommended Handling of Unused SHARC Pins
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1)
Processor Manual 3
Integrated Circuit Anomaly 1
Legacy Emulator Manual 2
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| ADSP-21060CZ-160 |
240-Lead CQFP Mount, Heat Slug Up
|
|
- ADSP-21060CZ-160
- Pin/Package Drawing
-
240-Lead CQFP Mount, Heat Slug Up
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Oct 18, 2023
- 23_0154
ADSP-21060/ADSP-21060L Ink Mark to Laser Mark Conversion CQFP Products
ADSP-21060CZ-160
PRODUCTION
Jul 13, 2018
- 17_0086
ADSP21060 CQFP Assembly Transfer to Rochester Electronics
ADSP-21060CZ-160
PRODUCTION
Jun 18, 2010
- 07_0093
Conversion to Laser Mark for all ADSPXXXX, ADSSTXXXX, and PC Audio Codecs Ink on Plastic Encapsulated Parts
ADSP-21060CZ-160
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Oct 18, 2023
- 23_0154
ADSP-21060/ADSP-21060L Ink Mark to Laser Mark Conversion CQFP Products
Jul 13, 2018
- 17_0086
ADSP21060 CQFP Assembly Transfer to Rochester Electronics
ADSP-21060CZ-160
PRODUCTION
Jun 18, 2010
- 07_0093
Conversion to Laser Mark for all ADSPXXXX, ADSSTXXXX, and PC Audio Codecs Ink on Plastic Encapsulated Parts
Software & Part Ecosystem
Software & Tools Anomaly
Looking for Evaluation Software? You can find it here
Tools & Simulations 2
BSDL Model File 4
BSDL Model File
IBIS Model 2
