ADN4664

PRODUCTION

Dual, 3 V, CMOS, LVDS Differential Line Receiver

Viewing:

Overview

  • ±15 kV ESD protection on output pins
  • 400 Mbps (200 MHz) switching rates
  • Flow-through pinout simplifies PCB layout
  • 100 ps channel-to-channel skew (typical)
  • 2.5 ns maximum propagation delay
  • 3.3 V power supply
  • High impedance outputs on power-down
  • Low power design: typically 3 mW (quiescent)
  • Interoperable with existing 5 V LVDS drivers
  • Accepts small swing (310 mV typical) differential signal levels
  • Supports open, short, and terminated input fail-safe
  • 0 V to −100 mV threshold region

The ADN4664 is a dual, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device accepts low voltage (310 mV typical) differential input signals and converts them to a single-ended 3 V TTL/CMOS logic level.

The ADN4664 and its companion driver, the ADN4663, offer a new solution to high speed, point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).
Applications

  • Point-to-point data transmission
  • Multidrop buses
  • Clock distribution networks
  • Backplane receivers
  • ADN4664
    Dual, 3 V, CMOS, LVDS Differential Line Receiver
    ADN4664-fbl
    Add to myAnalog

    Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

    Create New Project
    Ask a Question

    Documentation

    Learn More
    Add to myAnalog

    Add media to the Resources section of myAnalog, to an existing project or to a new project.

    Create New Project

    Tools & Simulations

    ADN4664 IBIS Model 1


    Evaluation Kits

    EVAL-EZLINX

    ezLINX™ iCoupler® Isolated Interface Development Environment

    Features and Benefits

    • Plug and play system evaluation
    • Easy evaluation of 8 isolated Physical layer communication standards
    • Open source hardware
    • Open source software
    • iCoupler® and isoPower® technology
    • ADSP-BF548 Blackfin Processor running uCLinux
    • Sample PC application
    • Sample embedded uCLinux application

    Product Details

    The ezLINX iCoupler® Isolated Interface Development Environment provides developers with a cost-effective, plug and play method for evaluation eight physical layer, digitally-isolated communication standards (USB, RS-422, RS-485, RS-232, CAN, SPI, I2C, and LVDS). The Blackfin® ADSP-BF548 processor is used to run the uCLinux operating system and allows for easy customization through the open source hardware and software platform. Development time is significantly reduced for embedded designers and system architects who are designing and evaluating isolated communication standards. The interfaces on ezLINX use ADI's isolated transceivers with integrated iCoupler® and isoPower® digital isolator technology.

    Resources

    Software

    EVAL-EZLINX
    ezLINX™ iCoupler® Isolated Interface Development Environment

    Reference Designs

    CN0256
    Isolated LVDS Interface Circuit
     Isolated LVDS Interface Circuit
    Isolated LVDS Interface Circuit

    Latest Discussions

    Recently Viewed