AD9874
Info: : PRODUCTION
searchIcon
cartIcon

AD9874

Low Power IF Digitizing Subsystem

Show More showmore-icon

Info: : PRODUCTION tooltip
Info: : PRODUCTION tooltip
Part Details
Part Models 2
1ku List Price Starting From $19.44
Features
  • 10-300 MHz Input Frequency
  • Baseband (I/Q) Digital Output 
  • 2.7-3.6 Supply Voltage 
  • 10-270 KHz Output Signal Bandwidth 
  • 8 dB SSB NF
  • +1 dBm IIP3 (typ, max. bias)
  • 95 dB Dynamic Range with 12 dB Continuous AGC Range Enabled 
  • -18 or -30 dBm max IF Input with AGC Disabled 
  • LO and Clock Sampling Synthesizers 
  • Programmable Decimation Factor, Output Format, AGC, and Synthesizer settings
Additional Details
show more Icon

The AD9874 is a general purpose IF subsystem that digitizes a low level 10-300MHz IF input signal with a bandwidth of up to 270 kHz. The signal chain of the AD9874 contains a low-noise amplifier, mixer, a band pass sigma-delta analog-to-digital converter and a decimation filter with programmable decimation factor. An automatic gain control (AGC) circuit provides the AD9874 with 12 dB of continuous gain adjustment.

The high dynamic range and inherent anti-aliasing provided by the bandpass sigma delta converter allows the AD9874 to cope with blocking signals 95 dB stronger than the desired signal. Auxiliary blocks include clock and LO synthesizers in addition to a serial peripheral interface port.

The SPI port programs numerous parameters of the AD9874, thus allowing the device to be optimized for any given application. Programmable parameters include synthesizer divide ratios, AGC attenuation and attack/decay time, received signal strength level, decimation factor, output data format, 16 dB attenuator, and the selected bias currents. The bias currents of the LNA and mixer can be further reduced at the expense of degraded performance for battery-powered applications.

APPLICATIONS

  • Multimode Narrow-Band Radio Products
    - Analog/Digital UHF/VHF FDMA Receivers
    - TETRA, APCO25, GSM/EDGE
  • Portable and Mobile Radio Products
  • Base Station Applications
  • SATCOM Terminals
Part Models 2
1ku List Price Starting From $19.44

close icon
Documentation

Documentation

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
AD9874ABST
  • HTML
  • HTML
AD9874ABSTRL
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Dec 7, 2016

- 16_0033

Assembly Relocation to Stats ChipPAC Jiangyin and Test Transfer to Stats ChipPAC Singapore of Select QFP Products

Jan 5, 2009

- 07_0077

Certification of STATSChipPAC Shanghai, China and AMKOR Philippines as additional sources for Assembly & Test of QFP Packages

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Dec 7, 2016

- 16_0033

arrow down

Assembly Relocation to Stats ChipPAC Jiangyin and Test Transfer to Stats ChipPAC Singapore of Select QFP Products

Jan 5, 2009

- 07_0077

arrow down

Certification of STATSChipPAC Shanghai, China and AMKOR Philippines as additional sources for Assembly & Test of QFP Packages

Evaluation Kit

Evaluation Kits 1

reference details image

EVAL-AD9864-AD9874

Evaluation Board for AD9864 and AD9874

zoom

EVAL-AD9864-AD9874

Evaluation Board for AD9864 and AD9874

Evaluation Board for AD9864 and AD9874

Product Detail

The AD9864/AD9874-EBZ evaluation board and its accompanying software provide a simple means to evaluate this highly integrated IC. The AD9864 and AD9874 are general-purpose IF subsystem that digitizes a low level 10 MHz–300 MHz IF input with signal bandwidths ranging from 6.8 kHz to 270 kHz. The AD9864/AD9874-EBZ is a flexible design that allows the user to configure it for different potential applications. In the IF input signal path, component pads are available to implement different IF impedance matching networks. The LO and CLK signals can be externally applied or internally derived from on-board VCO circuits . The reference for the on-chip LO and CLK synthesizers can be applied via the external FREF input or an on-board 26 MHz crystal oscillator (XO).


The evaluation board is designed to interface to Analog Devices high speed converter evaluation platform (HSC-ADC-EVALCZ) for data capture and control but can easily be interfaced to other FPGA, DSP or micro-controller development platforms via its general purpose connector. A simple software SPI control GUI provides an easy means of configuring the AD9864/AD9874. Analog Devices VisualAnalog software is used for real time data analysis.

Recently Viewed