AD9681
Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Low power 8 ADC channels integrated into 1 package 110 mW per channel at 125 MSPS with scalable power options
- SNR: 74 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist)
- DNL: ±0.8 LSB (typical); INL: ±1.2 LSB (typical)
- Crosstalk, worst adjacent channel, 70 MHz, −1 dBFS: −83 dB typical
- Serial LVDS (ANSI-644, default)
- Low power, reduced signal option (similar to IEEE 1596.3)
- Data and frame clock outputs
- 650 MHz full power analog bandwidth
- 2 V p-p input voltage range
- 1.8 V supply operation
- Serial port control
- Flexible bit orientation
- Built-in and custom digital test pattern generation
- Programmable clock and data alignment
- Power-down and standby modes
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The AD9681 is an octal, 14-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit that is designed for low cost, low power, small size, and ease of use. The device operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.
The ADC requires a single 1.8 V power supply and an LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.
The AD9681 automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. Data clock outputs (DCO±1, DCO±2) for capturing data on the output and frame clock outputs (FCO±1, FCO±2) for signaling a new output byte are provided. Individual channel power-down is supported, and the device typically consumes less than 2 mW when all channels are disabled.
The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).
The AD9681 is available in an RoHS-compliant, 144-ball CSP-BGA. It is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent.
Product Highlights
- Small Footprint. Eight ADCs are contained in a small, 10 mm × 10 mm package.
- Low Power. The device dissipates 110 mW per channel at 125 MSPS with scalable power options.
- Ease of Use. Data clock outputs (DCO±1, DCO±2) operate at frequencies of up to 500 MHz and support double data rate (DDR) operation.
- User Flexibility. SPI control offers a wide range of flexible features to meet specific system requirements.
Application
- Medical imaging
- Communications receivers
- Multichannel data acquisition
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9681
Documentation
Filters
1 Applied
-
All
-
Data Sheet
-
User Guide
-
Technical Articles
-
All
-
English
-
Japanese
-
Chinese
Data Sheet
2
User Guide
1
WIKI
Technical Articles
2
HTML
HTML
Documentation
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9681BBCZ-125 |
144-Ball CSPBGA (10mm x 10mm x 1.7mm)
|
|
|
| AD9681BBCZRL7-125 |
144-Ball CSPBGA (10mm x 10mm x 1.7mm)
|
|
- AD9681BBCZ-125
- Pin/Package Drawing
-
144-Ball CSPBGA (10mm x 10mm x 1.7mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9681BBCZRL7-125
- Pin/Package Drawing
-
144-Ball CSPBGA (10mm x 10mm x 1.7mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Software & Part Ecosystem
Can't find the software or driver you need?
Request a Driver/SoftwareEvaluation Kits 1
EVAL-AD9681
AD9681 Evaluation Board
Features and Benefits
- 6V 2A switching supply (such as CUI EPS060250UH-PHP-SZ, supplied)
- 12V, 3.3 A switching power supply
- Analog signal source and anti aliasing filter
- Analog Clock source if not using the on-board crystal
- PC running Windows
- USB 2.0 port recommended (USB 1.1 compatible)
- AD9681 Evaluation Board (AD9681-125EBZ)
- HSC-EVALEZ FPGA Based Data Capture Board
Product Detail
The AD9681 data sheet provides additional information related to device configuration and performance, and should be consulted when using these tools. All documents and Visual Analog and SPI Controller are available at the High Speed ADC Evaluation Boards page. For additional information or questions, please email highspeed.converters@analog.com.
Resources
Evaluation Kits1
Tools & Simulations 3
MathWorks® 1
Design Tool
Design Tool
Design Tool
