ADCMP562

PRODUCTION

Dual High Speed PECL Comparator 20 - Lead QSOP

Viewing:

Overview

  • Differential PECL-compatible outputs 
  • 700 ps propagation delay input to output 
  • 75 ps propagation delay dispersion
  • Input common-mode range: –2.0 V to +3.0 V 
  • Robust input protection 
  • Differential latch control 
  • Internal latch pull-up resistors 
  • Power supply rejection greater than 85 dB 
  • 700 ps minimum pulse width
  • 1.5 GHz equivalent input rise time bandwidth 
  • Typical output rise/fall time of 500 ps 
  • ESD protection > 4 kV HBM, >200 V MM 
  • Programmable hysteresis

The ADCMP561/ADCMP562 are high speed comparators fabricated on Analog Devices, Inc., proprietary XFCB process. The devices feature a 700 ps propagation delay with less than 75 ps overdrive dispersion. Dispersion, a measure of the difference in propagation delay under differing overdrive conditions, is a particularly important characteristic of comparators. A separate programmable hysteresis pin is available on the ADCMP562.

A differential input stage permits consistent propagation delay with a wide variety of signals in the common-mode range from −2.0 V to +3.0 V. Outputs are complementary digital signals that are fully compatible with PECL 10 K and 10 KH logic families. The outputs provide sufficient drive current to directly drive transmission lines terminated in 50 Ω to VDD − 2 V. A latch input, which is included, permits tracking, track-and-hold, or sample-and-hold modes of operation. The latch input pins contain internal pull-ups that set the latch in tracking mode when left open.

The ADCMP561/ADCMP562 are specified over the industrial temperature range (−40°C to +85°C).

Applications

  • Automatic test equipment
  • High speed instrumentation
  • Scope and logic analyzer front ends
  • Window comparators
  • High speed line receivers
  • Threshold detection
  • Peak detection
  • High speed triggers
  • Patient diagnostics
  • Disk drive read channel detection
  • Hand-held test instruments
  • Zero-crossing detectors
  • Line receivers and signal restoration
  • Clock drivers

ADCMP562
Dual High Speed PECL Comparator 20 - Lead QSOP
ADCMP561/ADCMP562 Functional Block Diagram ADCMP562 Pin Configuration
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Evaluation Kits

EVAL-ADCMP562

ADCMP562 Evaluation Board

Product Details

This page contains evaluation board documentation and ordering information for evaluating this product.

EVAL-ADCMP562
ADCMP562 Evaluation Board

Latest Discussions

Recently Viewed