Design & Integration Files
- Bill of Materials
- Gerber Files
- PADS Files
- Assembly Drawing
Features & Benefits
- Broadband Transmitter for 3G, 4G, LTE
- Simple Interface Between DAC and Modulator
- Low Distortion
Circuit Function & Benefits
The devices are well matched, and the direct interface between the DAC and the modulator, and between the modulator and the driver amplifier, offers a compact solution for many RF communications applications including 3G, 4G, and LTE.
The RF transmitter shown in Figure 1 and Figure 2 utilizes the AD9142A TxDAC, the ADRF6720 phase locked loop (PLL)/voltage controlled oscillator (VCO) integrated wideband I/Q modulator, and the ADL5320 ¼ W driver amplifier.
Signal biasing and scaling in the DAC-to-modulator interface circuit is controlled by the four ground referenced resistors (RBI+, RBI−, RBQ+, and RBQ−) and the two shunt resistors (RLI and RLQ), respectively. The input and output matching on the ADL5320 driver amplifier is implemented using shunt capacitors at the input and the output. The required matching components and placement are shown in the ADL5320 data sheet.
The nominal and default value of the AD9142A full-scale output current is 20 mA. This current generates the 500 mV dc bias level and a full-scale output voltage swing of 2 V p-p differential on each DAC output pair with the four ground referenced 50 Ω resistors (RBI+ = RBI− = RBQ+ = RBQ−). The 2 V p-p voltage swing can be adjusted by the RL shunt resistors (RL = RLI = RLQ), which are in parallel with the 500 Ω I/Q input impedance of the ADRF6720 modulator. The 500 mV dc bias level is not affected by this adjustment. For example, with a 100 Ω effective differential load, each single-ended output swings between 250 mV and 750 mV but still maintains an average value of 500 mV.
Figure 3 shows the resulting peak-to-peak differential swing as a function of the RL swing limiting resistor and the 500 Ω parallel differential input impedance.
An antialiasing filter between the DAC and the modulator is necessary to filter out Nyquist images, common-mode noise, and broadband DAC noise. The filter is placed between the dc bias setting resistors and the ac swing-limiting resistor.
The dc bias-setting resistors set the filter source impedance, and the ac swing limiting resistor in parallel with the ADRF6720 500 Ω input impedance sets the filter load impedance.
System Level Simulation
Figure 5 shows the simulated cascaded performance of the DAC, the I/Q modulator and the driver amplifier at 2140 MHz. The AD9142A, ADRF6720, and ADL5320 are well matched in terms of dynamic range and gain. Figure 5 shows 39.4 dBm for composite output third-order intercept (OIP3) and approximately −76 dBc adjacent channel leakage ratio (ACLR) performance. The simulation was done using the ADIsimRF Design Tool.
The linearity of the ADRF6720 can be optimized through the MOD_RSEL (Register 0x31, Bits[12:6]) and MOD_CSEL (Register 0x31, Bits[5:0]) settings. These settings control the amount of antiphase distortion to the baseband input stages to correct for distortion.
Figure 6 through Figure 11 show the measured plots of the output second-order intercept (OIP2) and OIP3 optimization at zero IF, 100 MHz, and 200 MHz complex IF by varying the settings of the MOD_RSEL register and the MOD_CSEL register in the ADRF6720.
Figure 6, Figure 7, and Figure 8 show optimized OIP3 performance every 32 steps on the MOD_RSEL axis; OIP3 performance does not vary significantly as a function of MOD_CSEL at zero IF. However, there is more sensitivity to MOD_CSEL at the higher IF frequencies.
Through MOD_RSEL and MOD_CSEL optimization, OIP3 is approximately 42 dBm at zero IF, 45 dBm at 100 MHz IF, and 48 dBm at 200 MHz IF.
The RSEL and CSEL adjustment do not impact OIP2 performance significantly; however, there is some degradation at high IF frequencies.
While the circuit can achieve output power levels up to 12 dBm, operation at that level is not practical, especially with modulated carriers with high peak-to-average ratios. To achieve an acceptable level of distortion, significant backoff is required. Adjacent channel power ratio (ACPR) has become a popular metric for assessing the system level distortion.
Figure 12 and Figure 13 show the measured ACPR vs. output power at the ADL5320 output for three IF cases in single carrier WCDMA (Test Model 1-64) and LTE (Test Model 1_1 64QAM) cases, respectively. The system achieves an ACPR of approximately −75 dB to −80 dB at the −2 dBm to +6 dBm output power range. In the case of an LTE signal, ACPR is defined as the ratio of the power in the carrier (in a bandwidth of 4.515 MHz) to the power in an adjacent channel (channel spacing = 5 MHz), also measured in a 4.515 MHz bandwidth.
OIP2 and OIP3 can be improved by the MOD_RSEL and MOD_CSEL adjustment shown in the previous section, and accordingly, the ACPR improvement is shown in Figure 13 and Figure 14. The improvement is more noticeable at high output power levels.
The spectrum plots of the single WCDMA and LTE at 2140 MHz are shown in Figure 16 and Figure 17, respectively.
PCB Layout Recommendations
Take special care in the layout of the DAC/modulator/amplifier interface. The following are recommendations for PCB layout:
- Keep all I/Q differential trace lengths well matched.
- Place the filter termination resistors as close as possible to the modulator input.
- Place the DAC output 50 Ω resistors as close as possible to the DAC.
- Use thick trace widths through the filter network to reduce signal loss.
- Place vias around all DAC output traces, filter networks, modulator output traces, LO input traces, amplifier input traces, and amplifier output traces.
- Route LO and modulator outputs on different layers or at 90° angles to each other to prevent coupling.
For operation at higher power, the ADL5324 ½ W driver amplifier is recommended. The ADL5320 and ADL5324 must be tuned to the frequency at which they will be operating. The data sheets of both devices contain tables that provide recommended values for tuning components at popular operating frequencies.
Circuit Evaluation & Test
The following equipment is needed. Equivalents can be substituted.
- AD9142A evaluation board ( AD9142-M5375-EBZ) modified with SMA connectors added to allow direct connection to TxDAC current outputs.
- ADRF6720 evaluation board ( ADRF6720-EVALZ)
- Analog Devices, Inc., Digital Pattern Generator ( DPG)
- Signal generator for clock (R&S SMIQ 03B)
- Signal generator for reference input of ADRF6720 (R&S SMIQ 03B)
- Spectrum analyzer (Agilent E4440A)
- Power supply (Agilent E3631A, two needed)
- Connect the set up and measurement system as shown in Figure 18.
- Set the power supply to 5 V for the AD9142A evaluation board.
- Set the power supply to 3.3 V for the ADRF6720 evaluation board.
- Set the power supply to 5 V for the ADL5320 on the ADRF6720 evaluation board.
- Set the signal generator for the clock to 1.5 GHz at 5 dBm, and set the signal generator for the ADRF6720 reference input to 153.6 MHz at 4 dBm.
- Turn on the power supply and the signal generators. Set the spectrum analyzer at 2140 MHz.
- Set up the AD9142A through the USB using the AD9142A SPI control software, as shown in Figure 19, and run. See the AD9142A Evaluation Board Quick Start Guide.
- Set up the DPG, as shown in Figure 20, and run. See the AD9142A Evaluation Board Quick Start Guide.
- Set up the ADRF6720, as shown in Figure 21, and run. See the ADRF6720-EVALZ User Guide ( UG-689).
Figure 18. Test Setup
Figure 19. SPI Control User Interface Setup for AD9142A
Figure 20. Setting Up the DPG Using the DPG Downloader Software 12992-019 12992-020
Figure 21. Setting Up the ADRF6720 Using the ADRF6720 Control Software
|AD9142A||Dual, 16-Bit, 1600 MSPS, TxDAC+ Digital-to-Analog Converter|
|ADRF6720||Wideband (700 MHz to 3 GHz) Quadrature Modulator with Integrated PLL/VCOs and 0.5 V Input Bias|
|ADL5320||400 MHz TO 2700 MHz ¼ Watt RF Driver Amplifier||