ADSP-21061

不推荐用于新设计

50 MHz、150 MFLOPS、5v、浮点SHARC

数据手册 (Rev. D) 产品选型表

Viewing:

概述

50MHz (20ns instruction rate) SISD SHARC Core
150MFLOPs peak performance
Code compatible with all SHARC processors
Supports IEEE-compatible 32-bit floating-point, 40-bit floating point, and 32-bit fixed point math

1Mbit of on-chip dual-ported SRAM
Glueless connection for scalable DSP multiprocessing
Two synchronous serial ports with independent transmit and receive functions
6 Channel DMA controller
Host Processor Interface

The ADSP-21061 is a member of the powerful SHARC ® family of floating point processors. The SHARC ® Super Harvard Architecture Computerare signal processing microcomputers that offer new capabilities and levels of integration and performance.

The ADSP-21061 is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061 combines the ADSP-21000 DSP core with a dual-ported on-chip SRAM and an I/O processor with a dedicated I/O bus to form a complete system-in-a-chip.

Fabricated in a high-speed, low-power CMOS process, the ADSP-21061 has a 20 ns instruction cycle time operating at 50 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle.

The ADSP-21061 SHARC ® combines a high-performance floating-point DSP core with integrated, on-chip system features, including a 1 Mbit SRAM memory, host processor interface, DMA controller, serial ports and parallel bus connectivity for glueless DSP multiprocessing.

参考资料

数据手册 1

ADSP-21061/ADSP-21061L: Commercial Grade SHARC Family DSP Microcomputer Data Sheet (Rev.D) 10/04/2002

用户手册 1

ADSP-21061, 21065L and the 21160M EZ-KIT Lite^® Installation Procedure (Rev.3.1) 03/11/2008

应用笔记 40

EE-68: JTAG 仿真技术参考 (Rev.10) 05/11/2009

EE-340: SHARC^®处理器和Blackfin^®处理器的SPI 连接 (Rev.1) 05/11/2009
- EE-340: Code example (Rev 1, 07/2008)

EE-328: 将ADSP-2106x/2116x 的设计移植到ADSP-2126x/2136x/ 2137x SHARC^®处理器系统 (Rev.1) 06/08/2009

EE-332: 周期计数与分析 (Rev.0) 08/19/2009
- EE-332: Code example (Rev 2, 03/2008)

EE-305: 基于SHARC^®处理器的系统设计与调试 (Rev.A) 06/08/2009

EE-175: 仿真器与EZ-KIT Lite^®评估系统问题解决指南 (Rev.10) 05/11/2009
- EE-175: RMA forms (Rev 10, 11/2007)

EE-141: Benchmarking C Code on the ADSP-2106x and the ADSP-2116x Family of DSPs 12/16/2002

EE-74: Analog Devices Serial Port Development and Troubleshooting Guide 11/04/1999

EE-112: Class Implementation in Analog C++ 11/14/2016

EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs 05/21/2003
- EE-191 Software Code

EE-280: In-Circuit Flash Programming on ADSP-2106x SHARC® Processors (Rev.2) 04/10/2007
- EE-280: Code Example (Rev 2, 03/2007)

EE-323: Implementing Dynamically Loaded Software Modules (Rev.1) 03/08/2008
- EE-323: Associated Code

EE-37: How to Interface an LCD to the 21xx and 2106x Family DSP's 09/21/1997

EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev.1) 04/04/2005
- EE-267 Software Code

EE-86: Interfacing SHARC 2106x DSPs to PLX 9080 PCI Bridge Chips 09/17/2002

EE-109: ADSP2106x : Using 2106x SPORT's as Timers 09/17/2002

EE-166: ADSP-2106x EPROM Overlay Support with VisualDSP++ 2.0 09/26/2002
- EE-166 Software Code

EE-62: Accessing Short Word Memory In C 09/16/2002

EE-70: ADSP-2106x SPORT DTx pins: Is There Potential MCM Data Contention Between Different SHARCs 09/17/2002

EE-47: ADSP-2106x Link Ports - Maximum Throughput 09/16/2002

EE-110: A Quick Primer on ELF and DWARF File Formats 05/17/2000

EE-128: DSP in C++: Calling Assembly Class Member Functions From C++ 09/18/2002

EE-42: C-Programs on the ADSP-2106x 09/16/2002

EE-84: External Port DMA Modes of Operation for SHARC Processors (Rev.2) 03/02/2007
- EE-84: Code Example (Rev 2, 2/2007)

EE-72: Generation Boot EPROMS for the SHARC's EZ-KIT Lite's (ADSP21061 with an ID=001) 03/08/2008

EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev.1) 08/31/2007

EE-132: Placing C Code and Data Modules in SHARC memory using VisualDSP++™ 09/18/2002
- EE-132 Software Code

EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1) 12/05/2006

EE-46: SHARC Internal Power Measurements 09/16/2002

EE-103: Performing Level Conversion Between 5v and 3.3v IC's 11/04/1999

EE-85: Recommended Handling of Unused SHARC Pins 09/17/2002

EE-116: SHARC Shortword DMA 09/18/2002
- EE-116 Software Code

AN-1: SHARC Legacy Application Notes 01/01/2000

EE-104: Setting Up Streams with the VisualDSP Debugger 11/05/1999
- EE-104 Software Code

EE-241: SHARC® DSPs to TigerSHARC® Processors Code Porting Guide (Rev.1) 07/19/2004
- EE-241 Software Code

EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev.2) 09/17/2002
- EE-69: Code Example (Rev 2, 01/2007)

EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev.3) 09/15/2004
- EE-202 Software Code

EE-45: Using the ADSP-2106x/21020 EZ-ICE DBWIN Utility 09/16/2002

EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1) 02/15/2005

EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev.3) 03/07/2007

处理器手册 2

ADSP-2106x SHARC^® User's Manual (Rev.2.1) 03/07/2008
- Documentation Errata

SHARC Processors: Manuals 09/10/2015

集成电路异常 1

ADSP-21061/ADSP-21061L SHARC Anomaly List for Revision 0.1 (Rev.A) 10/26/2002

旧模拟器手册 2

Summit-ICE PCI Emulator Hardware Installation Guide (Rev.4) 03/08/2008

Apex-ICE USB Emulator Hardware Installation Guide (Rev.6.0) 03/08/2008

这是最新版本的数据手册

软件资源

软件工具异常 1

Software and Tools Anomalies Search

找不到您所需的软件或驱动?

工具及仿真模型

BSDL 模型文件 1

ADSP-21061 SHARC Processor BSDL File 240 lead MQFP package (10/2009)

IBIS 模型 1

ADSP-21061 IBIS Datafile (QFP Package)

最新评论

需要发起讨论吗？没有关于 ADSP-21061的相关讨论？是否需要发起讨论？

在EngineerZone®上发起讨论

近期浏览