概览

优势和特点

  • Low power: 55 mW per channel at 65 MSPS with scalable power options
  • SNR = 75.5 dB (to Nyquist)
  • SFDR = 91 dBc (to Nyquist)
  • DNL = ±0.6 LSB (typical), INL = ±1.1 LSB (typical)
  • Serial LVDS (ANSI-644, default)
    • Low power, reduced signal option (similar to IEEE 1596.3)
  • Data and frame clock outputs
  • 650 MHz full power analog bandwidth
  • 2 V p-p input voltage range
  • 1.8 V supply operation
  • Serial port control
    • Full chip and individual channel power-down modes
    • Flexible bit orientation
    • Built-in and custom digital test pattern generation
    • Programmable clock and data alignment
    • Programmable output resolution
    • Standby mode

Commercial Space Features

  • Military temperature range (−55°C to +125°C)
  • Wafer diffusion lot traceability
  • Radiation lot acceptance test (RLAT)
    • Total ionizing dose (TID)
  • Radiation benchmark
    • Single event latch-up (SEL)

产品详情

The AD9257S-CSL is an octal, 14-bit, 65 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 65 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.

The ADC requires a single 1.8 V power supply and low voltage, positive emitter-coupled logic (LVPECL)-/ CMOS-/low voltage differential signaling (LVDS)-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.

The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported and typically consumes 1 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

The AD9257S-CSL is available in an RoHS-compliant, 64-lead lead frame chip scale package (LFCSP). The device is specified over the −55°C to +125°C temperature range. This product is protected by a U.S. patent. Additional application and technical information can be found in the Commercial Space Products Program brochure and the AD9257 data sheet.

PRODUCT HIGHLIGHTS

  1. Small Footprint. Eight ADCs are contained in a small, space-saving package.
  2. Low Power of 55 mW/Channel at 65 MSPS with Scalable Power Options.
  3. Ease of Use. A DCO is provided that operates at frequencies of up to 455 MHz and supports double data rate (DDR) operation.
  4. User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements.
  5. Pin Compatible with the AD9637 (12-Bit Octal ADC).

 

APPLICATIONS

  • Low Earth orbit (LEO) space payloads
  • Quadrature and diversity radio receiver
  • Optical imaging

产品生命周期 icon-recommended 推荐新设计使用

本产品已上市。数据手册包含所有最终性能规格和工作条件。ADI公司推荐新设计使用这些产品。

设计资源

ADI始终把满足您可靠性水平的产品放在首要位置。我们通过在所有产品、工艺设计和制造过程中引入高质量和可靠性检查实践这一承诺。发运的产品实现“零缺陷”始终是我们的目标。

样片申请及购买

电脑版网站提供样片和购买功能
返回
查询库存

这里所列出的美国报价单仅供预算参考,指美元报价(规定订量的每片美元,美国离岸价),如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。对于特殊批量报价,请与您当地的ADI公司办事处或代理商联络。对于评估板和套件的报价是指一个单位价格。


价格表帮助