AD9229: Quad 12-Bit, 50/65 MSPS, Serial LVDS A/D Converter
The AD9229 is a 50 or 65 MSPS quad 12-bit, analog–to–digital converter with serial LVDS outputs. An on–chip track–and–hold circuit is designed for low cost, low power, small size and ease of use. ...More
To drive this ADC in DC-coupled applications, we suggest ADA4938-1. To drive this ADC in AC-coupled applications, we suggest AD8351. To select a VGA to use with this ADC, please visit our VGA selection table.
AD9229: Quad 12-Bit, 50/65 MSPS, Serial LVDS A/D Converter
Product Description
The AD9229 is a 50 or 65 MSPS quad 12-bit, analog–to–digital converter with serial LVDS outputs. An on–chip track–and–hold circuit is designed for low cost, low power, small size and ease of use. The product operates up to a 65 MSPS conversion rate and is optimized for outstanding dynamic performance where a small package size is critical.
The ADC requires a single +3 V power supply. No external reference or driver components are required for many applications. A separate output power supply pin supports LVDS compatible serial digital output levels.
The ADC automatically multiplies up the sample rate clock for the appropriate LVDS serial data rate. This data clock output (DCO) provides operation up to 390 MHz and supports double-data rate operation (DDR). An MSB trigger or Frame clock is also provided to signal a new output byte. Power down is supported, and the ADC consumes 3 mW when enabled.
Fabricated on an advanced CMOS process, the AD9229 is available in a 48-pin chip scale 7 mm x 7 mm package (48-LFCSP) specified over the industrial temperature range (–40°C to +85°C).
Applications
- Data Sheet Rev A, 09/2005 (pdf 785kB)
- (About Data Sheets)
Features
- Four ADCs in one package
- Small footprint: 7 mm x 7 mm chip scale package
- Serial LVDS digital output data rates up to
780 Mbps (ANSI-644) - Data and Frame clock output provided
- SNR = 69.5 dB (to Nyquist)
- 400 MHz full power analog bandwidth
- Power dissipation = 246 mW per ADC at
50 MSPS - Excellent Linearity:
- DNL = ±0.3 LSB (typical)
- INL = ±0.4 LSB (typical) - 1 V pp – 2 V pp input voltage range
- +3.0 V supply operation
- Power down mode
Diagrams
- Enlarge
- Other Diagrams
- Symbols and Footprints
Functional Block Diagram for AD9229
Quad 12-Bit, 50/65 MSPS, Serial LVDS A/D Converter
Other Diagrams for AD9229
Quad 12-Bit, 50/65 MSPS, Serial LVDS A/D Converter
AD9229 Pin Configuration
Functional Block Diagram for AD9229
AD7699 - 16-Bit, 8-Channel, 500 kSPS PulSAR ADC
AD9230-11 - 11-Bit, 200 MSPS, 1.8 V Analog-to-Digital Converter
AD7190 - 4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
AD7352 - Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
| Part# | Res | Throughput Rate | # of Inputs | Operating Pwr Diss |
|---|---|---|---|---|
| AD9228-65 | 12 | 65MSPS | 4 | 510mW |
| AD9229-65 | 12 | 65MSPS | 4 | 1.465W |
| AD9219-65 | 10 | 65MSPS | 4 | 408mW |
| AD9627-80 | 12 | 80MSPS | 2 | 490mW |
| AD9627-150 | 12 | 150MSPS | 2 | 890mW |
| AD9238-65 | 12 | 65MSPS | 2 | 698mW |
| AD9626-170 | 12 | 170MSPS | 1 | 291mW |
