概要
設計リソース
デバイス・ドライバ
コンポーネントのデジタル・インターフェースとを介して通信するために使用されるCコードやFPGAコードなどのソフトウェアです。
AD719x GitHub no-OS Driver Source Code
AD719x IIO Application Firmware
AD7192 IIO High Precision ADC GitHub Linux Driver Source Code
機能と利点
- Handles fast data rates up to 4.8 kHz
- 24-bit pressure application circuit
- Integrated PGA allows for wide array of sensors
製品カテゴリ
マーケット & テクノロジー
使用されている製品
参考資料
-
MT-101: Decoupling Techniques2015/02/14PDF954 kB
-
MT-023: ADC Architectures IV: Sigma-Delta ADC Advanced Concepts and Applications2015/02/14PDF936 kB
-
MT-022: ADC Architectures III: Sigma-Delta ADC Basics2015/02/14PDF289 kB
-
MT-100: Breadboarding and Prototyping Techniques2009/04/09PDF1061 kB
-
MT-031: データ・コンバータのグラウンディングと、「AGND」および「DGND」に関する疑問の解消2009/03/20PDF144 kB
-
MT-004: The Good, the Bad, and the Ugly Aspects of ADC Input Noise - Is No Noise Good Noise?2009/03/04PDF342 kB
回路機能とその特長
This circuit is a weigh scale system that uses the AD7192. The AD7192 is an ultralow noise, low drift, 24-bit Σ-Δ converter that includes a PGA. Therefore, the device simplifies the weigh scale design because most of the system building blocks are included on chip. Since the part operates with an output data rate from 4.7 Hz to 4.8 kHz and maintains good performance over the complete output data rate range, this allows the part to be used in weigh scale systems that operate at low speeds along with higher speed weigh scale systems, such as hopper scales.
回路説明
Since the AD7192 provides an integrated solution for weigh scales, it interfaces directly to the load cell. The only external components required are some filters on the analog inputs and capacitors on the reference pins for EMC purposes. The low level signal from the load cell is amplified by the AD7192's PGA. The PGA is programmed to operate with a gain of 128. The conversions from the AD7192 are then sent to the microcontroller where the digital information is converted to weight and displayed on the LCD.
Figure 2 shows the actual test setup. A 6-wire load cell is used, as this gives the optimum system performance. A 6-wire load cell has two sense pins, in addition to the excitation, ground, and two output connections. These sense pins are connected to the high side and low side of the Wheatstone bridge. The voltage developed across the bridge can, therefore, be accurately measured. In addition, the AD7192 has differential analog inputs, and it accepts a differential reference. Connection of the load cell differential SENSE lines to the AD7192 reference inputs creates a ratiometric configuration that is immune to low frequency changes in the power supply excitation voltage. With a 4-wire load cell, the sense pins are not present, and the ADC reference pins are connected to the excitation voltage and ground. With this arrangement, the system is not completely ratiometric because there will be a voltage drop between the excitation voltage and SENSE+ due to wire resistance. There will also be a voltage drop due to wire resistance on the low side.
The AD7192 has separate analog and digital power supplies. The digital power supply is independent of the analog power supply and can equal any voltage between 2.7 V and 5.25 V. The micro-controller uses a 3.3 V power supply. Therefore, DVDD is also powered from 3.3 V. This simplifies the interface between the ADC and the microcontroller because no external level shifting is required.
There are several methods to power the weigh scale system. It can be powered from the mains power supply or battery powered (as shown in Figure 1). A 5 V low noise regulator is used to ensure that the AD7192 and the load cell receive a low noise supply. An ADP3303 (5 V) low noise regulator is used to generate the 5 V supply. The filter network shown inside the dotted box ensures a low noise AVDD for the system. In addition, noise reduction capacitors are placed on the regulator output as recommended in the ADP3303 (5 V) data sheet. To optimize the EMC performance, the regulator output is filtered before being supplied to the AD7192 and the load cell. The 3.3 V digital supply is generated using the ADP3303 (3.3 V). It is essential that low noise regulators are used to generate all the power supply voltages to the AD7192 and the load cell, as any noise on the power supply or ground planes will introduce noise into the system and degrade the circuit performance.
If a 2 kg load cell with a sensitivity of 2 mV/V is used, the full-scale signal from the load cell is 10 mV when the excitation voltage is 5 V. A load cell has an offset or TARE associated with it. This TARE can have a magnitude that is up to 50% of the load cell’s full-scale output signal. The load cell also has a gain error, which can be up to ±20% of full scale. Some customers use a DAC to remove or null the TARE. When the AD7192 uses a 5 V reference, its analog input range is equal to ±40 mV when the gain is set to 128 and the part is configured for bipolar operation. The wide analog input range of the AD7192 relative to the load cell’s full-scale signal (10 mV) is beneficial as it ensures that the offset and gain error of the load cell do not overload the ADC's front end.
The AD7192 has an rms noise of 11 nV when the output data rate is 4.7 Hz. The number of noise-free counts is equal to
where the factor of 6.6 converts the rms voltage into a peak-to-peak voltage.
The resolution in grams is
The noise-free code resolution is equal to
In practice, the load cell itself will introduce some noise. There will also will be some drift due to time and temperature of the load cell along with the AD7192's drift. To determine the accuracy of the complete system, the weigh scale can be connected to the PC via the USB connector. Using LabView software, the performance of the weigh scale system can be evaluated. Figure 4 shows the measured output performance when a 1 kg weight is placed on the load cell and 500 conversions are gathered. The noise of the system is calculated by the software to be 14 nV and is 98 nV peak-to-peak. This equates to 102,000 noise-free counts or 16.6 bits of noise-free code resolution.
Figure 4 shows the performance in terms of weight. The variation in output is 0.02 grams over the 500 codes. So, the weigh scale system achieves an accuracy of 0.02 grams.
The plots show the actual conversions being read back from the AD7192 when the load cell is attached. In practice, a digital post filter is used in a weigh scale system. The additional averaging that is performed in the post filter will further improve the number of noise-free counts at the expense of a reduced data rate.
バリエーション回路
Note: All noise specifications in this section are given for a PGA gain of 128.
The AD7192 is a high precision ADC for high-end weigh scales. Other suitable ADCs are the AD7190 and AD7191. The AD7190 is pin-for-pin compatible with the AD7192. However, its rms noise is slightly lower. The AD7190 has an rms noise of 8.5 nV for an output data rate of 4.7 Hz while the AD7192 has an rms noise of 11 nV at this output data rate. The AD7191 is a pin programmable device. It has four output data rates and four gain settings. Due to its pin programmability and reduced feature set, it is an easy to use device. Its rms noise is the same as the AD7192's rms noise.
For medium-end weigh scales, the AD7799 is a suitable device. At an output data rate of 4.17 Hz, the AD7799 has an rms noise of 27 nV.
Finally, for low-end weigh scales, the AD7798, AD7781, and AD7780 are suitable devices. The AD7798 has the same features set as the AD7799. At 4.17 Hz, its rms noise is 40 nV. The AD7780 and AD7781 have one differential analog input and are pin programmable, allowing an output data rate of 10 Hz and 17.6 Hz and a gain of 1 or 128. The rms noise is 44 nV when the output data rate is 10 Hz.
As with any high accuracy circuit, proper layout, grounding, and decoupling techniques must be employed. See Tutorial MT-031, Grounding Data Converters and Solving the Mystery of AGND and DGND and Tutorial MT-101, Decoupling Techniques for more details.