Design Resources for DS1023*

Management of pulse signal with very low duty cycle and phase shift

is DS1023 able to delay clock signal for multiple clock cycles without adding jitters in each output rising edge ?