DS2156
T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
Show More
Industry's First T1/E1/J1 Transceiver for ATM Applications
Not the part you were looking for?
3
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Complete T1/DS1/ISDN-PRI/J1 transceiver functionality
- Complete E1 (CEPT) PCM-30/ISDN-PRI transceiver functionality
- User-selectable TDM or UTOPIA II bus interface
- Long-haul and short-haul line interface for clock/data recovery and waveshaping
- CMI coder/decoder for optical I/F
- Crystal-less jitter attenuator
- Fully independent transmit and receive functionality
- Dual HDLC controllers
- Programmable BERT generator and detector
- Internal software-selectable receive and transmit-side termination resistors for 75Ω/100Ω/120Ω T1 and E1 interfaces
- Dual two-frame elastic-store slip buffers that connect to asynchronous backplanes up to 16.384MHz
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output synthesized to recovered network clock
- Additional features listed in full data sheet
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The DS2156 is a software-selectable T1, E1, or J1 single-chip transceiver (SCT) for short-haul and long-haul applications. The backplane is user-configurable for a TDM or UTOPIA II bus interface. The DS2156 is composed of a line interface unit (LIU), framer, HDLC controllers, and a UTOPIA/TDM backplane interface, and is controlled by an 8-bit parallel port configured for Intel or Motorola bus operations. The DS2156 is pin and software compatible with the DS2155.
The LIU is composed of transmit and receive interfaces and a jitter attenuator. The transmit interface is responsible for generating the necessary waveshapes for driving the network and providing the correct source impedance depending on the type of media used. T1 waveform generation includes DSX-1 line buildouts as well as CSU line buildouts of -7.5dB, -15dB, and -22.5dB. E1 waveform generation includes G.703 waveshapes for both 75Ω coax and 120Ω twisted cables. The receive interface provides network termination and recovers clock and data from the network.
Applications
- Add/Drop Multiplexers
- Inverse Mux ATM (IMA)
- Routers/Switches
- T1/E1/J1 Line Cards
3
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
DS2156
Documentation
Filters
1 Applied
-
All
-
Reliability Data
-
Data Sheet
-
Design Note
-
Application Note
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
3
DS2156-DS2156LN: T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface Data Sheet (Rev.3)
3601: T1/E1/J1单芯片收发器，TDM/UTOPIA II接口 Data Sheet
3601: T1/E1/J1シングルチップトランシーバ、TDM/UTOPIA IIインタフェース Data Sheet
Reliability Data
1
21.74K
Design Note
9
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
Application Note
1
HTML
Documentation
Data Sheet 1
Reliability Data 1
Application Note 1
Design Note 7
Software & Part Ecosystem
| Parts | Product Life Cycle | Description | ||
|---|---|---|---|---|
|
Product4 |
||||
|
NOT RECOMMENDED FOR NEW DESIGNS |
3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers |
|||
|
NOT RECOMMENDED FOR NEW DESIGNS |
3.3V/5V E1 Single Chip Transceivers (SCT) |
|||
|
NOT RECOMMENDED FOR NEW DESIGNS |
3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers |
|||
|
NOT RECOMMENDED FOR NEW DESIGNS |
3.3V/5V E1 Single Chip Transceivers (SCT) |
|||
Tools & Simulations 2
IBIS Model 1
IBIS Model
BSDL Model File 2