ADSP-21573
Dual-core SHARC+ DSP (w/768KB L1), 1MB Shared L2, DDR, 400-cspBGA
Show More
Not the part you were looking for?
2
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Dual-enhanced SHARC+ high performance floating-point cores
- Up to 500 MHz per SHARC+ core
- Up to 3 Mb (384 kB) L1 SRAM memory per core with parity (optional ability to configure as cache)
- 32-bit, 40-bit, and 64-bit floating-point support
- 32-bit fixed point
- Byte, short word, word, long word addressed
- arm® Cortex-A5 core
- 500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle
- 32 kB L1 instruction cache with parity/32 kB L1 data cache with parity
- 256 kB L2 cache with parity
- Powerful DMA system
- On-chip memory protection
- Integrated safety features
- 17 mm × 17 mm 400-ball CSP_BGA and 176-lead LQFP_EP, RoHS compliant
- Low system power across automotive temperature range
Memory
- Large on-chip L2 SRAM with ECC protection, up to 1 MB
- One L3 interface optimized for low system power, providing 16-bit interface to DDR3 (supporting 1.5 V capable DDR3L devices), DDR2, or LPDDR1 SDRAM devices
Additional Features
- Security and Protection
- Cryptographic hardware accelerators
- Fast secure boot with IP protection
- Support for arm® TrustZone
- Accelerators
- FIR, IIR offload engines
- Qualified for automotive applications
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The ADSP-SC57x/ADSP-2157x processors are members of the SHARC® family of products. The ADSP-SC57x processor is based on the SHARC+® dual-core and the arm® Cortex®-A5 core. The ADSP-SC57x/ADSP-2157x SHARC processors are members of the single-instruction, multiple data (SIMD) SHARC family of digital signal processors (DSPs) that feature Analog Devices Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large on-chip static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.
By integrating a set of industry leading system peripherals and memory, the arm® Cortex-A5 and SHARC processor is the platform of choice for applications that require programmability similar to reduced instruction set computing (RISC), multimedia support, and leading edge signal processing in one integrated package. These applications span a wide array of markets, including automotive, professional audio, and industrial-based applications that require high floating-point performance.
2
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
ADSP-21573
Documentation
Filters
1 Applied
-
All
-
Integrated Circuit Anomaly
-
Application Note
-
Processor Manual
-
Data Sheet
-
Informational
-
All
-
English
Data Sheet
1
Integrated Circuit Anomaly
1
Application Note
7
Processor Manual
2
Informational
1
136.57 K
Documentation
Data Sheet 1
Application Note 7
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1)
EE-387: Interfacing DDR3/DDR2/LPDDR Memory to ADSP-SC5xx/215xx Processors (EE-387). February 2024 (Rev.4)
EE-428: Tips and Tricks Using the ADSP-SC57x/ADSP-2157x Processor Boot ROM
EE-448: Safe Power-down Mechanisms for Digital Processors
EE-400: Using Cache on ADSP-SC5xx/ADSP-215xx SHARC+ Processors (Rev.1)
EE-401: ADSP-SC5xx/215xx SHARC+ Processor System Optimization Techniques
Processor Manual 2
Integrated Circuit Anomaly 1
Informational 1
Customer Case Study 1
Webcast 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| ADSP-21573BBCZ-4 |
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
|
|
|
| ADSP-21573BBCZ-5 |
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
|
|
|
| ADSP-21573CBCZ-4 |
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
|
|
|
| ADSP-21573CBCZ-5 |
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
|
|
|
| ADSP-21573KBCZ-4 |
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
|
|
|
| ADSP-21573KBCZ-5 |
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
|
|
- ADSP-21573BBCZ-4
- Pin/Package Drawing
-
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- ADSP-21573BBCZ-5
- Pin/Package Drawing
-
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- ADSP-21573CBCZ-4
- Pin/Package Drawing
-
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- ADSP-21573CBCZ-5
- Pin/Package Drawing
-
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- ADSP-21573KBCZ-4
- Pin/Package Drawing
-
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- ADSP-21573KBCZ-5
- Pin/Package Drawing
-
400-Ball CSPBGA (17mm x 17mm x 1.5mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Feb 8, 2019
- 19_0029
Die Revision for ADSP-SC57x & ADSP-2157x SHARC Processors
ADSP-21573BBCZ-4
PRODUCTION
ADSP-21573BBCZ-5
PRODUCTION
ADSP-21573CBCZ-4
PRODUCTION
ADSP-21573CBCZ-5
PRODUCTION
ADSP-21573KBCZ-4
PRODUCTION
ADSP-21573KBCZ-5
PRODUCTION
Apr 12, 2018
- 18_0068
Data Sheet Timing Specifications Change for ADSP-2157x and ADSP-SC57x Products
ADSP-21573BBCZ-4
PRODUCTION
ADSP-21573CBCZ-4
PRODUCTION
ADSP-21573KBCZ-4
PRODUCTION
Mar 26, 2018
- 17_0181
Data Sheet Corrections for ADSP-2157x and ADSP-SC57x Products
ADSP-21573BBCZ-4
PRODUCTION
ADSP-21573CBCZ-4
PRODUCTION
ADSP-21573KBCZ-4
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Feb 8, 2019
- 19_0029
Die Revision for ADSP-SC57x & ADSP-2157x SHARC Processors
ADSP-21573BBCZ-4
PRODUCTION
ADSP-21573BBCZ-5
PRODUCTION
ADSP-21573CBCZ-4
PRODUCTION
ADSP-21573CBCZ-5
PRODUCTION
ADSP-21573KBCZ-4
PRODUCTION
ADSP-21573KBCZ-5
PRODUCTION
Apr 12, 2018
- 18_0068
Data Sheet Timing Specifications Change for ADSP-2157x and ADSP-SC57x Products
ADSP-21573BBCZ-4
PRODUCTION
ADSP-21573CBCZ-4
PRODUCTION
ADSP-21573KBCZ-4
PRODUCTION
Mar 26, 2018
- 17_0181
Data Sheet Corrections for ADSP-2157x and ADSP-SC57x Products
ADSP-21573BBCZ-4
PRODUCTION
ADSP-21573CBCZ-4
PRODUCTION
ADSP-21573KBCZ-4
PRODUCTION
Software & Part Ecosystem
Software Development Tools
CrossCore® Embedded Studio
CCES is a world-class integrated development environment (IDE) for the ADI Blackfin®, SHARC® and Arm® processor families.
SigmaStudio®
Graphical development tool for programming, development, and tuning software for ADI DSP audio processors and A2B® transceivers.
SigmaStudio®+
Looking for Evaluation Software? You can find it here
Evaluation Kits 2
EVAL-MELODY-7
EVAL-MELODY-7 Evaluation Board
Features and Benefits
- ADSP-21573 Dual-core SHARC+ DSP
- HDMI input and output with HDCP 1.4 technology support
- Blackfin® ADSP-BF524 as host controller
- On-board AD1939 audio codecs providing 24 analog outputs
- RS-232 and JTAG ports for debugging
- Software support and development using CrossCore® Eclipse-based tools
These boards contain an integrated circuit that requires the recipient to be a licensee of HDCP technology. Please contact your local sales office for more information.
Product Detail
The EVAL-MELODY-7 is a comprehensive, integrated DSP and HDMI™ based development platform to facilitate the design and development of AV Receiver products. The hardware incorporates latest DSP and HDMI products and is supported by CrossCore® Eclipse-based tools. The development board is an optimized hardware design that utilizes one ADSP-21573 Dual-core SHARC+ DSP which is able (with the appropriate software) to decode a wide variety of audio codecs.
These boards contain an integrated circuit that requires the recipient to be a licensee of HDCP technology. Please contact your local sales office for more information.
Resources
ADZS-SC573-EZLITE
ADSP-SC573 Evaluation Hardware for the ADSP-SC57x/ADSP-2157x SHARC Family (400-ball, 17x17mm BGA)
Features and Benefits
- ADSP-SC573 400-pin 17x17mm BGA
- 2Gb DDR3 Memory
- 128 Mb SPI Flash
- 2 x Ethernet (1x 10/100, 1x GigE)
- ADAU1979 quad ADC
- ADAU1962A 12 channel 24-bit DAC
- ADAU1977 quad ADC with diagnostics
- SPDIF in/out, optical & coax
- UART
- 2 CAN transceivers + RJ11 connectors
- USB OTG
- SD/MMC memory connector
- HADC
- EI3 Expansion Interface
- CrossCore® Embedded Studio EZ-KIT license and ICE-1000 emulator
Product Detail
The ADSP-SC573 processor is a member of the SHARC® family of products. The ADSP-SC573 processor is based on the SHARC+ dual-core and the arm® Cortex-A5TM core. The ADSP-SC573 SHARC processor is a member of the SIMD SHARC family of DSPs that feature Analog Devices Super Harvard Architecture. These 32-bit/40- bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with their large onchip SRAM, multiple internal buses to eliminate I/O bottlenecks, and innovative digital audio interfaces (DAI). New enhancements to the SHARC+ core add cache enhancements, branch prediction, and other instruction set improvements—all while maintaining instruction set compatibility to previous SHARC products. The EZ-KIT ships with all of the necessary hardware to get you up and running and start the evaluation immediately
Resources
Tools & Simulations 2
IBIS Model 1
IBIS Model
BSDL Model File 1
