ADSP-21160M
SHARC, 80 MHz, 600 MFLOPS, 3.3 V I/O, 2.5 V core, floating point
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Glueless Clusters of up to six SHARCs
- Link Ports for 2D & 3D Arrays
- Distributed Bus Arbitration
- Unified Memory Space
- Link Ports Provide Up To 80MB/sec I/O Each
- 320 MB/sec External Port
- Hardware Support for Semaphores
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The ADSP-21160M DSP is a SHARC processor that is optimized for applications such as telephony, medical imaging, radar/sonar electronics, communications, 3D graphics and imaging. The ADSP-21160M features a Single-Instruction-Multiple-Data (SIMD) architecture.
Using two computational units (ALU, Barrel Shifter, MAC, Register files), the ADSP-21160M can have a five fold performance increase versus the ADSP-2106x on a range of DSP algorithms. It is code compatible with ADI's popular first generation ADSP-2106x SHARC DSPs. Like other SHARCs, the ADSP-21160M is a 32-bit processor that is optimized for high performance DSP applications. The ADSP-21160M includes an 80 MHz core for processing both 32-bit fixed-point and (32-bit, 40-bit) floating-point data types, a dual-ported 4 Mbit on-chip SRAM, an integrated I/O processor with multiprocessing support, and multiple internal busses to eliminate I/O bottlenecks.
The ADSP-21160M is optimized for multiprocessing topologies; SHARC supports multiprocessing via link ports or an external port. In the diagram below, both cluster and link port multiprocessing is shown. Over the external port up to six 21160Ms may be connected together without any additional support logic. The arbitration for this shared bus is integrated on-chip. Each SHARC in the cluster has access to every SHARC's internal memory. Through the external port connection, optional external memory may be shared as well.
The six link ports are another way to gluelessly connect a multiprocessing system. Both, the links and the cluster can be used simultaneously and systems with hundreds of SHARC DSPs can be developed using both peripherals.
Maximize Speed, Minimize Size
The ADSP-21160M is offered in a 27mm x 27mm 400-ball PBGA (Plastic Ball Grid Array) package 40% smaller than processors in this performance class.
More Processing Per Watt
In addition to small size and high performance, the 21160M's power dissipation enables new levels of MFLOPS per watt. The ADSP-21160M typical power dissipation is 2 watts, enabling 240 MFLOPS of performance per watt. This allows designers to use multiple processors on a PCI card within the PCI power limit of 25 watts. With eight 21160M DSPs, providing 480 MFLOPS each, a standard PCI card design can obtain 3.84 GFLOPS performance and leave 9 watts for other circuitry.
The ADSP-21160M is supported by hundreds of readily available third-party hardware and software products and ADI's powerful VisualDSP++ development system, allowing for fast and easy development, debug and deployment.
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
ADSP-21160M
Documentation
Filters
1 Applied
-
All
-
Application Note
-
Processor Manual
-
Legacy Emulator Manual
-
Product Highlight
-
Data Sheet
-
Integrated Circuit Anomaly
-
User Guide
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
1
ADSP-21160M/ADSP-21160N: SHARC Digital Signal Processor Data Sheet (Rev.D)
Application Note
44
142 kB
306 kB
Processor Manual
5
HTML
HTML
HTML
Legacy Emulator Manual
2
Product Highlight
2
1836 kB
1737 kB
Integrated Circuit Anomaly
1
User Guide
2
Documentation
Data Sheet 1
User Guide 2
Application Note 35
EE-110: A Quick Primer on ELF and DWARF File Formats
EE-332: Cycle Counting and Profiling (Rev.2)
EE-356: Emulator and Evaluation Hardware Troubleshooting Guide for CCES Users (Rev.2)
EE-160: Examining ADSP-21160 Link Port Backward Compatibility to the ADSP-2106x Link Ports
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
EE-305: Designing and Debugging Systems with SHARC Processors (Rev.1)
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev.14)
EE-84: External Port DMA Modes of Operation for SHARC Processors (Rev.2)
EE-270: Extended-Precision Fixed-Point Arithmetic on SIMD SHARC® Processors (Rev.1)
EE-134: Writing C Compatible Assembly Code Interrupt Handlers for the SHARC® Family
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev.1)
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev.2)
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev.3)
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)
EE-140: Using the ADSP-21160 Serial Ports in Multi-channel Mode
EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev.3)
EE-132: Placing C Code and Data Modules in SHARC memory using VisualDSP++™
EE-77: SHARC Link Port Booting
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1)
EE-177: SHARC® SPI Slave Booting (Rev.3)
EE-195: Moving from the ADSP-21160M SHARC® DSP to the ADSP-21160N SHARC DSP
EE-104: Setting Up Streams with the VisualDSP Debugger
EE-241: SHARC® DSPs to TigerSHARC® Processors Code Porting Guide (Rev.1)
EE-284: Implementing Overlays on ADSP-21160 SHARC® Processors (Rev.1)
EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs
EE-148: Introduction to SHARC® Multiprocessor Systems using VisualDSP++™
EE-106: Link Port Open Systems Interconnect Cable Standard
EE-323: Implementing Dynamically Loaded Software Modules (Rev.1)
EE-328: Migrating from ADSP-2106x/2116x to ADSP-2126x/2136x/2137x SHARC® Processors (Rev.1)
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev.1)
EE-223: In-Circuit Flash Programming on SHARC® Processors (Rev.2)
EE-141: Benchmarking C Code on the ADSP-2106x and the ADSP-2116x Family of DSPs
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev.10)
EE-112: Class Implementation in Analog C++
EE-340: Connecting SHARC® and Blackfin® Processors over SPI (Rev.1)
Processor Manual 4
Product Highlight 1
Integrated Circuit Anomaly 1
Legacy Emulator Manual 2
Legacy Evaluation Kit Manual 3
Product Highlight 1
Product Selection Guide 1
Rarely Asked Question Page 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| ADSP-21160MKBZ-80 |
400-Ball PBGA (27mm x 27mm)
|
|
- ADSP-21160MKBZ-80
- Pin/Package Drawing
-
400-Ball PBGA (27mm x 27mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Aug 23, 2023
- 23_0004
Assembly Site Transfer of Select PBGA Products to ASE Kaohsiung (AEG)
Jul 14, 2021
- 20_0165
Assembly Transfer of Select PBGA Products to ASE Chungli (AET)
Jun 18, 2010
- 07_0093
Conversion to Laser Mark for all ADSPXXXX, ADSSTXXXX, and PC Audio Codecs Ink on Plastic Encapsulated Parts
ADSP-21160MKBZ-80
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Aug 23, 2023
- 23_0004
Assembly Site Transfer of Select PBGA Products to ASE Kaohsiung (AEG)
Jul 14, 2021
- 20_0165
Assembly Transfer of Select PBGA Products to ASE Chungli (AET)
Jun 18, 2010
- 07_0093
Conversion to Laser Mark for all ADSPXXXX, ADSSTXXXX, and PC Audio Codecs Ink on Plastic Encapsulated Parts
Software & Part Ecosystem
Software & Tools Anomaly
Looking for Evaluation Software? You can find it here
Evaluation Kits 1
EMULATOR-USB & HP USB ICE
USB-Based Emulator and High Performance USB-Based Emulator
Features and Benefits
- Full speed USB 1.1 interface enabling download speeds of up to 150 KB/Sec (ADZS-USB-ICE) or High speed USB 2.0 interface enabling download speeds of up to 1.5MB/sec (ADZS-HPUSB-ICE)
- Background Telemetry Channel (BTC) support enabling non-intrusive data exchange at up to 2.0 MB/sec (ADZS-HPUSB-ICE only)
- 1.8V, 2.5V, and 3.3V compliant and tolerant
- Support for all ADI JTAG processors and DSPs
- 5V tolerant and 3.3V compliant for 5V processors and DSPs
- Multiprocessor support
- 14-pin JTAG connector
- 3-meter USB cable for difficult-to-reach targets
- CE-certified
Product Detail
The plug-and-play architecture of USB allows the emulators to be automatically detected and configured by the host operating system. It can also be connected to and disconnected from the host without opening the PC or turning off the power to the PC. A 3-meter cable is included to connect the emulators to the host PC, thus providing abundant accessibility to hard to reach targets.
The HP USB-based emulator also supports the Background
Telemetry Channel (BTC), a non-intrusive method
for exchanging data between the host and target
application without affecting the target system's
real-time characteristics.
Part Number:
USB-Based Emulator
Part Number: ADZS-USB-ICE
High Performance USB-Based Emulator
Part Number: ADZS-HPUSB-ICE
Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support
For additional information, contact your local Analog Devices Sales Office or Distributor.
Resources
Tools & Simulations 2
SHARC Processors Software and Tools
BSDL Model File 2
BSDL Model File