ADFS7124-4

RECOMMENDED FOR NEW DESIGNS

4-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference

Viewing:

Overview

  • Functional safety approved to SC3 by TÜV Rheinland, File Number 968/FSP 2188.01/23
  • Three power modes
  • RMS noise
    • Low power: 24 nV rms at 1.17 SPS, gain = 128 (255 μA typical)
    • Mid power: 20 nV rms at 2.34 SPS, gain = 128 (355 μA typical)
    • Full power: 23 nV rms at 9.4 SPS, gain = 128 (930 μA typical)
  • Up to 22 noise free bits in all power modes (gain = 1)
  • Output data rate
    • Full power: 9.38 SPS to 19,200 SPS
    • Mid power: 2.34 SPS to 4800 SPS
    • Low power: 1.17 SPS to 2400 SPS
  • Rail-to-rail analog inputs for gains > 1
  • Simultaneous 50 Hz/60 Hz rejection at 25 SPS (single cycle settling)
  • Diagnostic functions (which aid safe integrity level (SIL) certification)
  • Crosspoint multiplexed analog inputs
    • 4 differential/7 pseudodifferential inputs
TÜV Rheinland
  • Programmable gain (1 to 128)
  • Band gap reference with 15 ppm/°C drift maximum (70 μA)
  • Matched programmable excitation currents
  • Internal clock oscillator
  • On-chip bias voltage generator
  • Low-side power switch
  • General-purpose outputs
  • Multiple filter options
  • Internal temperature sensor
  • Self and system calibration
  • Sensor burnout detection
  • Automatic channel sequencer
  • Per channel configuration
  • Power supply: 2.7 V to 3.6 V and ±1.8 V
  • Independent interface power supply
  • Power-down current: 5 μA maximum
  • Temperature range: −40°C to +125°C
  • 32-lead LFCSP
  • 3-wire or 4-wire serial interface
    • SPI, QSPI, MICROWIRE, and DSP compatible
    • Schmitt trigger on SCLK
  • ESD: 4 kV
ADFS7124-4
4-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference
ADFS7124-4 Functional Block Diagram ADFS7124-4 Pin Configuration TUV
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Evaluation Kits

eval board
AD-EthernetAPLDevice-SL

Complete Ethernet-APL Field Device Platform

Features and Benefits

  • DIN B compatible design allows easy prototyping of Ethernet-APL field devices
  • Designed and certified for Intrinsic safety (I.S.), Ex ia IIC Ga
  • Tested for Ethernet-APL compliance (IEEE 802.3cg-2019)
  • Functional Safety ready (SIL-2) with hardware diagnostics and FMEDA documentation
  • Highly efficient solution maximizing power available to the field device
  • Extensive security features: built-in security for hardware root-of-trust, data confidentiality and integrity, and secure communications
  • Open-source software stack
  • Supports PROFINET, Ethernet-IP, MQTT
  • The kit includes 3 boards, I.S. certified boards and a third one to enable access to the RISC-V JTAG debugger.
  • Programmers for ARM and RISC-V included

Product Details

AD-EthernetAPLDevice-SL is a complete Ethernet-APL field platform designed for prototyping intelligent, secure, and connected field devices.

The platform is certified for intrinsic safety (Ex ia IIC Ga) and tested for Ethernet-APL compliance. It is also functional safety ready (SIL2), featuring the MAX42500 voltage monitor, with integrated windowing watchdog, the MAX6613 temperature sensor, the ADFS7124-4 sigma-delta ADC functional safety approved to SC3, and complete FMEDA documentation.

The system integrates the MAX32690—a dual-core ARM Cortex-M4 with FPU and a RISC-V co-processor. This MCU is paired with external RAM (512 Mb) and Flash (64 Mb) to meet the demands of high-performance applications.

A 10 Mbps single-pair Ethernet link, enabled by the ADIN1110 10BASE-T1L MAC/PHY, supports remote data acquisition and system configuration.

The platform is APL-compliant and powered via Single-Pair Power over Ethernet (SPoE), supporting an input voltage range of 9 V to 15 V. It is recommended to use the DEMO-ADIN1100D2Z as both the power source and media converter for Ethernet signals (10BASE-T1L ↔ 10BASE-T).

The kit includes a third, non-intrinsically safe board that provides access to the RISC-V JTAG interface for debugging.

An open-source software stack and supporting collateral are included, enabling seamless experience from evaluation and prototyping to production firmware and application development. The stack includes drivers and example applications for a wide range of ADCs, DACs, sensors, and other industrial components, accelerating development.

The platform supports Zephyr (with an available board definition) and is also supported in Code Fusion Studio.

An example PROFINET stack software application is available to enable easy evaluation and system prototyping (myanalog.com registration required).

APPLICATIONS

  • Process automation
  • Factory automation
  • Field instruments
  • Internet of Things

AD-EthernetAPLDevice-SL
Complete Ethernet-APL Field Device Platform
AD-EthernetAPLDevice-SL Eval Board Top Angle View AD-EthernetAPLDevice-SL Hockeypuck Block Diagram

Latest Discussions

No discussions on ADFS7124-4 yet. Have something to say?

Start a Discussion on EngineerZone®

Recently Viewed