Clarification on Channel Power‑Down Behavior and Timing Specifications

Request for AD9253 HDL reference code for Xilinx Ultrascale FPGA.

Request for Default FPGA Design and UCF for HSC-ADC-EVALCZ (AD9253-125EBZ)