SHARC, 50 MHz, 150 MFLOPS, 5v, floating point
The ADSP-21061 is a member of the powerful SHARC ® family of floating point processors. The SHARC ® Super Harvard Architecture Computerare signal processing microcomputers that offer new capabilities and levels of integration and performance.
The ADSP-21061 is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061 combines the ADSP-21000 DSP core with a dual-ported on-chip SRAM and an I/O processor with a dedicated I/O bus to form a complete system-in-a-chip.
Fabricated in a high-speed, low-power CMOS process, the ADSP-21061 has a 20 ns instruction cycle time operating at 50 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle.
The ADSP-21061 SHARC ® combines a high-performance floating-point DSP core with integrated, on-chip system features, including a 1 Mbit SRAM memory, host processor interface, DMA controller, serial ports and parallel bus connectivity for glueless DSP multiprocessing.
Comparable Parts Click to see all in Parametric Search
At least one model within this product family is in production and available for purchase. The product is appropriate for new designs but newer alternatives may exist.
For Efficient Signal Processing in Embedded Systems, Take a DSP, not a RISC
(Analog Dialogue, Vol. 30, No. 3, 1996)
Compensate for Loading Effects on Power Lines with a DSP-Controlled Active...
(Analog Dialogue, Vol. 33, No. 9, October, 1999)
An Efficient Asynchronous Sampling-rate Conversion Algorithm for...
By Paul Beckmann and Timothy Stilson, Analog Devices