AD9639

PRODUCTION

Quad 12-Bit, 170/210 MSPS, Serial Output 1.8 V A/D Converter

Viewing:

Overview

  • 4 ADCs in one package
  • JESD204 coded serial digital outputs
  • On-chip temperature sensor
  • −95 dB channel-to-channel crosstalk
  • SNR: 65 dBFS with AIN = 85 MHz at 210 MSPS
  • SFDR: 77 dBc with AIN = 85 MHz at 210 MSPS
  • Excellent linearity
    DNL = ±±0.28 (typical)
    INL = ± ±0.7 LSB (typical)
  • 780 MHz full power analog bandwidth
  • Power dissipation: 325 mW per channel at 210 MSPS
  • 1.25 V p-p input voltage range, adjustable up to 1.5 V p-p
  • 1.8 V supply operation
  • Clock duty cycle stabilizer
  • Serial port interface features
    Power-down modes
    Digital test pattern enable
    Programmable header
    Programmable pin functions (PGMx, PDWN)

The AD9639 is a quad, 12-bit, 210 MSPS analog-to-digital converter (ADC) with an on-chip temperature sensor and a high speed serial interface. It is designed to support digitizing high frequency, wide dynamic range signals with an input bandwidth up to 780MHz. The output data is serialized and presented in packet format, consisting of channel-specific information, coded samples, and error code correction.

The ADC requires a single 1.8 V power supply. The input clock can be driven differentially with a sine wave, LVPECL, CMOS, or LVDS. A clock duty cycle stabilizer allows high performance at full speed with a wide range of clock duty cycles. The on-chip reference eliminates the need for external decoupling and can be adjusted by means of SPI control.

Various power-down and standby modes are supported. The ADC typically consumes 150 mW per channel with the digital link still in operation when standby operation is enabled.

Fabricated on an advanced CMOS process, the AD9639 is available in a Pb free/RoHS compliant, 72-lead LFCSP package. It is specified over the industrial temperature range of −40°C to +85°C.

Product Highlights

  1. Four ADCs are contained in a small, space-saving package.
  2. An on-chip PLL allows users to provide a single ADC sampling clock; the PLL distributes and multiplies up to produce the corresponding data rate clock.
  3. The JESD204 coded data rate supports up to 4.2 Gbps per channel.
  4. The AD9639 operates from a single 1.8 V power supply.
  5. Flexible synchronization schemes and programmable mode pins are available.
  6. An on-chip temperature sensor is included.

Applications

  • Communication receivers
  • Cable head end equipment/M-CMTS
  • Broadband radios
  • Wireless infrastructure transceivers
  • Radar/mil-aero sub systems
  • Test equipment

AD9639
Quad 12-Bit, 170/210 MSPS, Serial Output 1.8 V A/D Converter
AD9639 Functional Block Diagram AD9639 PC
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Tools & Simulations

Virtual Eval - BETA

Virtual Eval is a web application to assist designers in product evaluation of ADCs, DACs, and other ADI products. Using detailed models on Analog’s servers, Virtual Eval simulates crucial part performance characteristics within seconds. Configure operating conditions such as input tones and external jitter, as well as device features like gain or digital down-conversion. Performance characteristics include noise, distortion, and resolution, FFTs, timing diagrams, response plots, and more.

Open Tool

AD9639 Simulink ADIsimADC Model

Open Tool

AD9639 IBIS Models 1

Visual Analog

For designers who are selecting or evaluating high speed ADCs, VisualAnalog™ is a software package that combines a powerful set of simulation and data analysis tools with a user-friendly graphical interface.

Open Tool

Evaluation Kits

eval board
HSC-ADC-EVALCZ

FPGA-Based Data Capture Kit

Features and Benefits

  • 64kB FIFO Depth
  • Works with single and multi-channel ADCs
  • Use with VisualAnalog® software
  • Based on Virtex-4 FPGA
  • May require adaptor to interface with some ADC eval boards
  • Allows programming of SPI control Up to 644 MSPS SDR / 800MSPS DDR Encode Rates on each channel
  • DDR Encode Rates on each channel

Product Details

The HSC-ADC-EVALCZ high speed converter evaluation platform uses an FPGA based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-digital converter (ADC) evaluation boards. The board is connected to the PC through a USB port and is used with VisualAnalog® to quickly evaluate the performance of high speed ADCs. The evaluation kit is easy to set up. Additional equipment needed includes an Analog Devices high speed ADC evaluation board, a signal source, and a clock source. Once the kit is connected and powered, the evaluation is enabled instantly on the PC.

EVAL-AD9639

AD9639 Evaluation Board

Product Details

This page contains evaluation board documentation and ordering information for evaluating the AD9639.

HSC-ADC-EVALCZ
FPGA-Based Data Capture Kit
High_Speed_ADC_evalboard_05
EVAL-AD9639
AD9639 Evaluation Board

Latest Discussions

Recently Viewed