Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The MAX9317/MAX9317A/MAX9317B/MAX9317C low-skew, dual 1-to-5 differential drivers are designed for clock and data distribution. The differential input is reproduced at five LVDS outputs with a low output-to-output skew of 5ps.
The MAX9317/MAX9317A are designed for low-voltage operation from a 2.375V to 2.625V power supply for use in 2.5V systems. The MAX9317B/MAX9317C operate from a 3.0V to 3.6V power supply for use in 3.3V systems. The MAX9317A/MAX9317C feature 50Ω input termination resistors to reduce component count.
The MAX9317 family is available in 32-pin 7mm x 7mm TQFP and space-saving 5mm x 5mm QFN packages and operate across the extended temperature range of -40°C to +85°C. The MAX9317A is pin compatible with ON Semiconductor's MC100EP210S.
Applications
- Automated Test Equipment (ATE)
- Central Office Backplane Clock Distribution
- Data and Clock Driver and Buffer
- DSLAM Backplane
- Low-Jitter Data Repeater
- Precision Clock Distribution
- Wireless Base Stations
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
MAX9317C
Documentation
Filters
1 Applied
-
All
-
Data Sheet
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
3
MAX9317-MAX9317C: Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs Data Sheet (Rev.0)
Documentation
Software & Part Ecosystem
| Parts | Product Life Cycle | Description | ||
|---|---|---|---|---|
|
Data Path Management2 |
||||
|
PRODUCTION |
1:5 Clock Driver with Selectable LVPECL Inputs and LVDS Outputs |
|||
|
PRODUCTION |
1:5 Clock Driver with Selectable LVPECL Inputs/Single-Ended Inputs and LVDS Outputs |
|||
|
Level Translators2 |
||||
|
PRODUCTION |
1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver |
|||
|
PRODUCTION |
1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers |
|||
|
Product1 |
||||
|
|
1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers |
|||
