MAX3991

Obsolete

10Gbps Clock and Data Recovery with Limiting Amplifier

10Gbps Clock and Data Recovery (CDR) with Limiting Amplifier IC for XFP Optical Receivers

Viewing:

Overview

  • Multirate Operation from 9.95Gbps to 11.1Gbps
  • 7mVP-P Input Sensitivity (BER < 10-12)
  • 0.6UIP-P Total High-Frequency Jitter Tolerance
  • Low-Output Jitter Generation: 7mUIRMS
  • Low-Output Deterministic Jitter: 4.6psP-P
  • XFI-Compliant Output Interface
  • LOS Indicator with Programmable Threshold
  • LOL Indicator
  • Power Dissipation: 350mW
  • MAX3991
    10Gbps Clock and Data Recovery with Limiting Amplifier
    MAX3991: Typical Application Circuit
    Add to myAnalog

    Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

    Create New Project
    Ask a Question

    Documentation

    Learn More
    Add to myAnalog

    Add media to the Resources section of myAnalog, to an existing project or to a new project.

    Create New Project

    Software Resources

    Can't find the software or driver you need?

    Request a Driver/Software

    Hardware Ecosystem

    Parts Product Life Cycle Description
    Clock & Data Recovery 1
    MAX3992 Obsolete 10Gbps Clock and Data Recovery with Equalizer
    Modal heading
    Add to myAnalog

    Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

    Create New Project

    Tools & Simulations

    Latest Discussions

    No discussions on MAX3991 yet. Have something to say?

    Start a Discussion on EngineerZone®

    Recently Viewed