DS2187

Receive Line Interface

Data Sheet (Rev. 1)
Viewing:

Part Details

  • Line interface for T1 (1.544MHz) and CEPT (2.048MHz) primary rate networks
  • Extracts clock and data from twisted pair or coax
  • Meets requirements of PUB 43801, TR 62411, and applicable CCITT G.823
  • Precision on-chip PLL eliminates external crystal or LC tank—no tuning required
  • Decodes AMI, B8ZS, and HDB3 coded signals
  • Designed for short-loop applications such as terminal equipment to DSX-1
  • Reports alarm and error events
  • Compatible with the DS2180A T1/ISDN primary rate and DS2181A CEPT
  • Transceivers and DS2141A T1 and DS2143 E1 controllers
  • Companion to the DS2186 T1/CEPT
  • Transmit line interface and DS2188
  • T1/CEPT jitter attenuator
  • Single 5V supply; low-power CMOS technology
    •
    DS2187
    Receive Line Interface
    DS2187: Block Diagram
    Add to myAnalog

    Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

    Create New Project
    Ask a Question

    Documentation

    Data Sheet 1

    Reliability Data 1

    Learn More
    Add to myAnalog

    Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

    Create New Project

    Latest Discussions

    No discussions on DS2187 yet. Have something to say?

    Start a Discussion on EngineerZone®

    Recently Viewed