1. Products
  2. Optical Communications and Sensing
  3. Fiber Optic Data
  4. Clock and Data Recovery/Retiming
  5. AD800


Features and Benefits

  • Standard Products
    44.736 Mbps—DS-3
    51.84 Mbps—STS-1
    155.52 Mbps—STS-3 or STM-1
  • Accepts NRZ Data, No Preamble Required
  • Recovered Clock and Retimed Data Outputs
  • Phase-Locked Loop Type Clock Recovery—No Crystal Required
  • Random Jitter: 20° Peak-to-Peak
  • Pattern Jitter: Virtually Eliminated
  • 10KH ECL Compatible
  • Single Supply Operation: –5.2 V or +5 V
  • Wide Operating Temperature
    Range: –40°C to +85°C

Product Details

The AD800 and AD802 employ a second order phase-locked loop architecture to perform clock recovery and data re timing on Non-Return to Zero, NRZ, data. This architecture is capable of supporting data rates between 20 Mbps and 160 Mbps. The products described here have been defined to work with standard telecommunications bit rates. 45 Mbps DS-3 and 52 Mbps STS-1 are supported by the AD800-45 and AD800-52 respectively. 155 Mbps STS-3 or STM-1 are supported by the AD802-155.

Unlike other PLL-based clock recovery circuits, these devices do not require a preamble or an external VCXO to lock onto input data. The circuit acquires frequency and phase lock using two control loops. The frequency acquisition control loop initially acquires the clock frequency of the input data. The phase-lock loop than acquires the phase of the input data, and ensures the phase of the output signals track changes in the phase of the output data. The loop damping of the circuit is dependent of the value of a user selected capacitor; this defines jitter peaking and performance and impacts acquisition time. The devices exhibit 0.08 dB jitter peaking, and acquire lock on random or scrambled data within 4 X 105 bit periods when using a damping factor of 5.

During the process of acquisition the frequency detector provides a Frequency Acquisition (FRAC) signal which indicates that the device has not yet locked onto the input data. This signal is a series of pulses which occur at the points of cycle slip between the input data and the synthesized clock signal. Once the circuit has acquired frequency lock no pulses occur at the FRAC output.

The inclusion of a precisely trimmed VCO in the device eliminates the need for external components for setting center frequency, and the need for trimming of those components. The VCO provides a clock output within ±20% of the device center frequency in the absence of input data.

The AD800 and AD802 exhibit virtually no pattern jitter, due to the performance of the patented phase detector. Total loop jitter is 20° peak-to-peak. Jitter bandwidth is dictated by mask programmable fractional loop bandwidth. The AD800, used for data rates <90 Mbps, has been designed with nominal loop bandwidth of 0.1% of the center frequency. The AD802, used for data rates in excess of 90 Mbps, has a loop bandwidth of 0.08% of center frequency.

All of the devices operate with a single +5 V or -5.2 V supply.

Product Lifecycle icon-not-recommended Not Recommended for New Designs

This designates products ADI does not recommend broadly for new designs.

Design Resources

ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well.  "Zero defects" for shipped products is always our goal.View our quality and reliability program and certifications for more information.

Part Number Material Declaration Reliability Data Pin/Package Drawing CAD Symbols, Footprints & 3D Models
AD800-52BR Material Declaration Reliability Data 20-Lead SOIC (Wide)
AD800-52BRRL Material Declaration Reliability Data 20-Lead SOIC (Wide)
AD800-52BRZ Material Declaration Reliability Data 20-Lead SOIC (Wide)
AD800-52BRZRL Material Declaration Reliability Data 20-Lead SOIC (Wide)
Wafer Fabrication Data

PCN-PDN Information

Select a model from the dropdown below to subscribe to PCN/PDN notifications and view past notifications as well.

Sample & Buy

Ordering FAQs

See our Ordering FAQs for answers to questions about online orders, payment options and more.


Buy Now Pricing

(**) Displayed Buy Now Price and Price Range is based on small quantity orders.


List Pricing

(*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.


Lead Times

Please see the latest communication from our CCO regarding lead times.



Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.

Price Table Help