30 V Low Cost DAC Using the AD5292 Digital Potentiometer

CIRCUIT FUNCTION AND BENEFITS

This circuit shown in Figure 1 provides a low cost, high voltage unipolar DAC using the AD5292 digital potentiometer in conjunction with the dual ADA4091-2 op amp and ADR512 voltage reference. This circuit offers 10-bit resolution over an output voltage range of 0 V to 30 V and is capable of delivering up to ±20 mA output current. The AD5292 is programmable over an SPI-compatible serial interface.

The ±1% resistor tolerance of the AD5292 allows it to be placed in series with external divider resistors R3 and R4, as shown in Figure 2 and Figure 5, to create a vernier DAC with 10-bit resolution over a reduced VOUT range. This serves to increase the sensitivity of the DAC, similar to adding resistance in series with a potentiometer. In addition, the AD5292 has an internal 20-times programmable memory that allows a customized VOUT at power-up.

The circuit provides accurate, low noise, and low tempco output voltage capability and is well suited for digital calibration applications.

CIRCUIT DESCRIPTION

### Table 1. Devices Connected/Referenced

<table>
<thead>
<tr>
<th>Product</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD5292</td>
<td>Digital potentiometer, 10 bits, 1% resistor tolerance</td>
</tr>
<tr>
<td>ADR512</td>
<td>Low noise, precision 1.200 V reference</td>
</tr>
<tr>
<td>ADA4091-2</td>
<td>Micropower, overvoltage protected (OVP) rail-to-rail op amp</td>
</tr>
</tbody>
</table>

This circuit shown in Figure 1 employs the AD5292 digital potentiometer in conjunction with the ADR512 reference and ADA4091-2 op amp, providing a 10-bit, low cost, high voltage DAC. The circuit guarantees monotonicity, ±1 LSB DNL, and has an integral nonlinearity of ±2 LSB typical.

The high voltage regulator consists of a low voltage reference followed by a noninverting amplifier whose gain is set by the ratio of R1 to R2. The ADR512 1.200 V voltage reference has low temperature drift, high accuracy, and ultralow noise performance.

The maximum resistor that ensures an ADR512 minimum operating current is defined in Equation 1.

\[
R_{BIAS} = \frac{VDD - 1.2 \text{ V}}{1 \text{ mA}} 
\]

In Figure 1 and Figure 2 the R_{BIAS} resistor is 12 kΩ, which sets the bias current of the ADR512 at 2.4 mA.

The ADA4091-2 is an op amp that offers a low offset voltage and rail-to-rail output. The ADR512 in combination with the ADA4091 offer a low tempco and noise output voltage.

The resistors R1 and R2 adjust the gain in the amplifier. The V1 output voltage of U1A defines the maximum VOUT range of the DAC. Equation 2 is used to calculate the resistor values.

\[
V1 = 1.2 \times \left(1 + \frac{R2}{R1}\right) 
\]
In Figure 1 the resistors are chosen to provide a gain of 23.1 and a \( V_1 \) value of 27.72 V. This voltage can be used to power other circuits with a maximum output current of 17 mA.

Typical INL and DNL plots are shown in Figure 3 and Figure 4. In the configuration of Figure 1, the AD5292 operates ratiometrically, which means that variation in the total resistor tolerance does not affect the performance.

To improve circuit accuracy, the voltage reference across the AD5292 can be reduced by using two external resistors, as shown in Figure 5, which gives the full 10-bit resolution over a limited voltage range (vernier DAC). Traditionally, digital potentiometers have a ±20% end-to-end resistor tolerance error, which affects the circuit accuracy because of mismatch error between the digital potentiometer and the external resistors. The industry-leading ±1% resistor tolerance performance of the AD5292 helps to overcome the mismatch resistance error.
In this case:

\[ V_1' = 24.85 \text{ V} \quad (3) \]
\[ V_2' = 23.11 \text{ V} \quad (4) \]

1 LSB over the reduced range can be calculated:

\[ 1 \text{ LSB} = \frac{V_1' - V_2'}{1024} = 1.69 \text{ mV} \quad (5) \]

Equivalent resolution of the vernier DAC relative to the full reference voltage \( V_1 \):

\[
\text{Resolution} = \log_2 \left( \frac{V_1}{1.69 \text{ mV}} \right) = 14 \text{ bits} \quad (6)
\]

Figure 6 shows the INL (referenced to \( V_1 \)) using the vernier DAC circuit of Figure 5.

The AD5292 has a 20-times programmable memory, which allows presetting the output voltage in a specific value at power-up.

Excellent layout, grounding, and decoupling techniques must be utilized in order to achieve the desired performance from the circuits discussed in this note (see Tutorial MT-031 and Tutorial MT-101). As a minimum, a 4-layer PCB should be used with one ground plane layer, one power plane layer, and two signal layers.

COMMON VARIATIONS

The AD5291 (8-bit with 20-times programmable power-up memory) and AD5293 (10-bit, no power-up memory) are both ±1% tolerance digital potentiometers that are suitable for this application.

The ADR5044 low cost 4.096 V reference is another possibility for the reference. The R1/R2 ratio can be adjusted appropriately for the different reference voltage.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply</td>
<td>30</td>
<td>33</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>0</td>
<td>±20</td>
<td>mA</td>
</tr>
<tr>
<td>Output Current</td>
<td>0</td>
<td>30</td>
<td>mA</td>
</tr>
<tr>
<td>DNL</td>
<td>−1</td>
<td>+1</td>
<td>LSB</td>
</tr>
<tr>
<td>INL</td>
<td>−2</td>
<td>+2</td>
<td>LSB</td>
</tr>
<tr>
<td>Settling Time</td>
<td>0.2</td>
<td>2</td>
<td>µs</td>
</tr>
</tbody>
</table>

**LEARN MORE**

MT-031 Tutorial, *Grounding Data Converters and Solving the Mystery of “AGND” and “DGND”*, Analog Devices.


Voltage Reference Wizard Design Tool

**Data Sheets and Evaluation Boards**

AD5291 Data Sheet
AD5292 Data Sheet
AD5292 Evaluation Board
AD5293 Data Sheet
ADA4091-2 Data Sheet
ADA4091-4 Data Sheet
ADR5044 Data Sheet
ADR512 Data Sheet

**REVISION HISTORY**

4/13—Rev. A to Rev. B
Changed Document Title from CN-0111 to AN-1205 .............................................................................. Universal

3/10—Rev. 0 to Rev. A
Changes to Circuit Function and Benefits Section......................... 1

9/09—Revision 0: Initial Version