

# COMPLETE 12-BIT 2-CHIP IC A/D CONVERTER

## 25 $\mu$ s Successive-Approximation AD574 Is Fully Bus-Compatible

### Versatile Interface Controls Provide Applications Flexibility

by Mike Timko and Peter Holloway


The Analog Devices AD574 is a complete 12-bit integrated-circuit analog-to-digital converter in a 28-pin hermetically sealed dual in-line package. Using a successive-approximations approach, the AD574 performs a complete 12-bit conversion in 25 $\mu$ s (35 $\mu$ s max). The two complementary chips contain all the necessary circuitry, including a stable buried-Zener reference, d/a converter, comparator, successive-approximations register, three-state output gates, and all the interface logic needed for total self-sufficiency as either a conventional stand-alone ADC or as a memory-managed ("mapped") micro-processor peripheral (Figure 1). The fast, current-output DAC and its reference, on a single monolithic chip, are available separately as the AD565. Cost of the AD574 is only \$36 (J Grade in 100's).

#### WHY THE AD574?

Digital technology is increasingly being used in measurement, control, communication, and signal processing, in an ever-widening circle of real-world applications, from industrial processes and heavy machinery to automobiles and appliances. The needs for interfacing analog variables in these applications often demand no more than either high-resolution, slow, integrating a/d converters or faster 8-bit devices; but there is an increasing number of applications that call for fast conversion with 12 bits or more of resolution with accuracy, reliable performance, and low cost.

It is manifestly true that the systems engineer would benefit greatly by having all stages, from sensor to processor, combined inside a single IC package. No minor advantage would be relief from the task of dealing with the assembly of pieces of a circuit comprising 0.01% dc accuracy, 25 $\mu$ s conversion time, and the implied need for the equivalent of 1.5MHz full-power system bandwidth, 30nV/ $\sqrt{\text{Hz}}$  noise levels, and VHF layout techniques.

The AD574 is a big step towards this goal, solving (as it does)



the problem of designing the interface between the two worlds and relegating most of the remaining design problems to either purely analog or purely digital – and, in most cases, purely routine – considerations.

Designed as a single unit, the AD574 is the most-complete, lowest-cost, and easiest-to-use fast 12-bit IC converter available. Drift with time and temperature are minimized by closely tracking monolithic thin-film resistors and a low-drift, low-noise buried-Zener reference. Excellent absolute accuracy and linearity are achieved by judicious use of both laser (wafer) trimming (LWT) and Zener-zap trimming (ZZT). Noise is minimized by the use of the buried-Zener reference and a controlled-bandwidth-front-end latching comparator. Flexibility is available at both the analog end (choice of ranges and use of the reference), and at the digital end (variety of TTL control logic), implemented in integrated injection logic (I<sup>2</sup>L). Cost is minimized by manufacturing the ADC as two chips, optimized for size and performance, trimmed at the wafer stage, and combined in a 28-pin integrated-circuit package.




Figure 1. Block diagram of AD574 12 bit A-to-D converter.

## IN THIS ISSUE

Volume 12, Number 3, 1978, 20 Pages

Editor's Notes, Authors . . . . .	2
Complete 12-Bit 2-Chip IC A/D Converter . . . . .	3
3 New CMOS Monolithic Multiplying DAC's . . . . .	7
Fast, 12-Bit Monolithic Current-Output D/A Converter . . . . .	8
Multi-Channel Measurement of Temperature, Pressure, Flow, etc., Made Easy, Economical, and Expeditious . . . . .	10
High-Performance, Low-Cost Bipolar-FET Op Amp . . . . .	14
Bridge Signal-Conditioning The Easy Way . . . . .	15
Application Note: Versatile Digital Vector Generators . . . . .	16
New-Product Briefs:	
3-Chip AD DAC85: Upgrade Systems Without Redesign . . . . .	18
FET-Input AD545; Precision Low-Drift-&-Noise Op Amp . . . . .	18
Potpourri . . . . .	19
Advertisement . . . . .	20

## SALIENT ANALOG FEATURES OF THE AD574

Figure 1 is a functional block diagram of the AD574, showing both the analog and the digital sections. The analog chip contains the 10V reference, the current-output DAC, and the bipolar-offset and scaling resistors; the digital chip contains the SAR, control logic, clock, comparator, and 3-state buffer.

The connection between the precision reference and the DAC reference input is made externally. This permits the slaving of several ADC's to a single reference, ratiometric operation, and optional trimming of the scale factor. For bipolar input voltage, the BIPOLAR OFFSET terminal is connected to the reference output to offset the input by half-scale (an external offset trim is optional). The 20V and 10V span inputs permit ranges of 0 to +10V, -5V to +5V, 0 to +20V, and -10V to +10V. Figures 2a and 2b show the connections, including optional trims, for 0 to +10V and -10V to +10V operation.




Figure 2.

Besides providing the current available for local use, the +10V ( $\pm 25\text{mV}$ ,  $20\text{ppm}/^\circ\text{C}$ ) reference can furnish up to 2.5mA for external use when connected for unipolar operation, and 1.5mA in the bipolar connection. A single reference can accommodate two AD574's in bipolar operation or six AD574's in the unipolar mode. If a device's internal reference is not used, the +15V connection, which supplies the reference only, may be omitted.

## CONTROLLING THE AD574

The AD574's parallel data output consists of a 12-bit 3-state (1, 0, open) buffer. Depending on the logic inputs and the device wiring, the eight more-significant bits (nybbles<sup>1</sup> A & B), the four less-significant bits (nybble C and zeros at nybble B), or all twelve bits can be enabled. A STATUS (BUSY-EOC) output goes high when a conversion is in progress. As will be shown, conversion may be stopped after eight bits ("short cycle") for a tradeoff of resolution for speed.

Five control inputs provide flexible means of controlling both the start of conversion and the choice of output display. Their functions are tabulated below.

AD574 CONTROL TABLE		
CONTROL INPUT	CONVERT FUNCTION	DISPLAY FUNCTION
CE, "Chip Enable" (Clock synchronization in $\mu\text{P}$ applications)	Must be high for a conversion to be initiated.	Must be high for the results of a conversion to appear at the output.
$\overline{\text{CS}}$ , "Chip Select" (Address pin in $\mu\text{P}$ applications)	Must be low for a conversion to be initiated.	Must be low for the results of a conversion to appear at the output.
R/C, READ/CONVERT	Must be brought low before a conversion (each conversion) can be initiated.	Must be high for the results of a conversion to appear at the output.
A0 "Address"	Selects conversion mode to be initiated: 12 bits, if low; 8 bits (short cycle), if high	Selects output word in multiplexed conversion: Most significant byte (nybbles A & B) if low; Least significant byte (nybble C and all-zeros at B) if high
12/8, 12 Bits/8 Bits output format, hard wired to +5V, high, or digital common, low	No function	Output format is 12-bit parallel if high; 8-bit multiplexed if low

<sup>1</sup> See Bibbero, R. J., *Microprocessors in Instruments and Control*, John Wiley and Sons, 1977, page 107" . . . four bits have been termed a *nybble* (obviously a small byte)."

While many combinations of signals at these inputs will operate the device, each of the apparently redundant inputs has a specific reason for being included and does one kind of job best. For instance, the Chip-Enable pin (CE) has the fastest response of all the inputs. If all the other inputs are in the appropriate states, the width of a pulse at CE to start a conversion need not exceed 300ns. CE also brings the three-state outputs *on* in the shortest time, about 350ns. Therefore, CE is the most likely to be used to synchronize the AD574 to a microprocessor data bus. Though CS (CHIP SELECT) is 100ns slower than CE, it has the correct sense for many common address-decoding schemes.

The READ/ $\overline{\text{CONVERT}}$  pin (R/ $\overline{\text{C}}$ ) selects either the conversion mode or the output mode during a  $\mu\text{P}$  instruction cycle; or it can control the entire device in the 12-bit stand-alone mode. A conversion starts whenever CE is *high*,  $\overline{\text{CS}}$  is *low*, and R/ $\overline{\text{C}}$  has gone *low*. The conversion is edge-triggered; within 400ns the STATUS output goes *high* (BUSY), the outputs are forced into the *off* state (if they weren't there already), and all further inputs are ignored until the conversion is complete.

In stand-alone operation, CE and  $\overline{\text{CS}}$  are wired *high* and *low*, and R/ $\overline{\text{C}}$  is toggled; bringing it *low* starts a conversion. After 400ns, it can be brought *high* without affecting the progress of conversion; the outputs will remain inhibited until the end of conversion, then come on. If, on the other hand, R/ $\overline{\text{C}}$  is held *low*, the outputs will be held in the *off* state until R/ $\overline{\text{C}}$  is returned *high*, at which time they will be activated.

Once R/ $\overline{\text{C}}$  has been brought *low*, a conversion can be initiated by bringing CE *high* ( $\overline{\text{CS}}$  *low*) or  $\overline{\text{CS}}$  *low* (CE *high*). However, one of the three must be cycled before another conversion can take place, even if the output is not to be read out. (Readout is inhibited by bringing CE *low* or  $\overline{\text{CS}}$  *high*, while R/ $\overline{\text{C}}$  is *high* or bringing R/ $\overline{\text{C}}$  *low* before the end of conversion).

The hard-wired output-format connection, 12/8 selects between 12-bit parallel output and 8-bit multiplexed outputs (left-justified). With 12/8 programmed *low*, only two output nybbles at a time can be enabled, preventing bus conflicts for parallel-wired multiplexing schemes.

The state of A0 at the start of conversion determines whether the conversion is to be a full 12-bit conversion or an 8-bit "short cycle". The state of A0 when the outputs are enabled determines whether the high or the low byte is selected in 8-bit multiplexed operation. For example, if the result of a 12-bit conversion is 1 0 0 1 0 1 1 0 0 0 1 0, in multiplexed operation (to be described), A0 *low* outputs 1 0 0 1 0 1 1 0, and A0 *high* outputs 0 0 1 0 0 0 0 0 on the 8-bit bus.

In memory-managed interfacing, A0 can be viewed as a pair of read-write memory locations for both "read" and "write". A *write* command at the lower address at the start of conversion produces a full 12-bit conversion; a *write* command at the upper address produces an 8-bit conversion. A *read* command at either address when 12/8 is *high* will result in full 12-bit output data (for a 12-bit conversion); but if 12/8 is *low*, a *read* command at the lower address will output the 8 more-significant bits, and a *read* command at the higher address will output the 4 less-significant bits and four trailing zeros.



