

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

How to Reproduce the ADuCM3027/ADuCM3029 EEMBC Scores on the EV-COG-AD3029LZ

EVALUATION KIT CONTENTS

EV-COG-AD3029LZ EV-GEAR-EXPANDER1Z

HARDWARE REQUIRED

EEMBC ULPBench EnergyMonitor hardware

SOFTWARE REQUIRED

EEMBC ULPBench EnergyMonitor software IAR Embedded Workbench Any serial monitor (PuTTY is used in this example)

GENERAL DESCRIPTION

This user guide describes how to reproduce the Embedded Microprocessor Benchmark Consortium (EEMBC[®]) ULPBench[™] Core Profile score and the CoreMark[®] score for the ADuCM3027/ ADuCM3029 microcontrollers.

This user guide describes the steps necessary to install the software and to set up the all of the hardware for measuring both scores.

This user guide details the energy consumed by the ADuCM3027/ ADuCM3029 microcontroller in the different power modes used on the benchmark, which confirms the ADuCM3027/ ADuCM3029 data sheet power specifications.

The ADuCM3027/ADuCM3029 is an ultra low power, integrated, mixed-signal microcontroller system used for processing, control, and connectivity. The microcontroller unit (MCU) subsystem is based on the Arm[®] Cortex[®]-M3 processor, a collection of digital peripherals, cache embedded SRAM and flash memory, and an analog subsystem that provides clocking, reset, and power management capabilities, along with the analog-to-digital converter (ADC).

The ADuCM3027/ADuCM3029 processor provides a collection of power modes and features, for example, dynamic and software controlled clock gating and power gating, to support extremely low dynamic power management and hibernate power management.

This user guide must be used in conjunction the ADuCM3027/ ADuCM3029 data sheet when using the EV-COG-AD3029LZ evaluation board.




Figure 1. EEMBC ULPBench Score Window

TABLE OF CONTENTS

| Evaluation Kit Contents | . 1 |
|---------------------------|-----|
| Hardware Required | . 1 |
| Software Required | . 1 |
| General Description | . 1 |
| Revision History | . 2 |
| About the EEMBC | . 3 |
| About CoreMark | . 3 |
| About ULPBench | . 3 |
| IAR Setup | .4 |
| IAR Tools Installation | .4 |
| IAR Project Configuration | .4 |
| | |

REVISION HISTORY

4/2018—Revision 0: Initial Version

| CoreMark | 7 |
|-------------------------------|----|
| Loading the CoreMark Project | 7 |
| Running the Application | 7 |
| CoreMark Results | 8 |
| Power Measurements | 10 |
| ULPBench Core Profile | 11 |
| The EnergyMonitor | 11 |
| Building the Application Code | 11 |
| Running the Benchmark | 12 |
| Results Analysis | 13 |
| | |

ABOUT THE EEMBC

The EEMBC is a nonprofit industry association that detected the need for a joint democratic effort involving the leading suppliers in the embedded industry to make new benchmarks a reality.

The members of the EEMBC represent more than 40 of the leading semiconductor, intellectual property, compiler, RTOS, and system companies in the world. Furthermore, the EEMBC is licensed by more than 80 companies and more than 100 universities worldwide. Through the combined efforts of its members, EEMBC benchmarks have become an industry standard for evaluating the capabilities of embedded processors and systems according to objective, clearly defined, application-based criteria.

The EEMBC has benchmark suites targeting cloud and big data, mobiles devices (for phones and tablets), networking, ultra low power microcontrollers, the Internet of Things (IoT), digital media, automotive, and other application areas. The EEMBC also has benchmarks for general-purpose performance analysis, including CoreMark, MultiBench[™] (multicore), and FPMark[™] (floating point).

This user guide focuses on the CoreMark and ultra low power microcontroller benchmarks, targeted to measure the power processing and the MCU energy efficiency, respectively, because these aspects are key features of the ADuCM3027/ADuCM3029 processor.

ABOUT CoreMark

To select an MCU for a particular application, the user must know if the MCU has enough processing power to meet the requirement. Several benchmarking options are available. Dhrystone is the most widely used benchmarking option; however, it has a few inherent problems, for example, having library calls within the timed portion, and being susceptible to the ability of a compiler to optimize work. To address these problems and to provide a simple, open source benchmark, EEMBC created the CoreMark. CoreMark is a benchmark that aims to measure the performance of central processing units (CPUs) used in embedded systems. This benchmark was developed in 2009 at the EEMBC and is intended to become an industry standard, replacing the antiquated Dhrystone benchmark. Written in C, the code contains implementations of the following algorithms:

- List processing (find and sort)
- Matrix manipulation (common matrix operations)
- State machine (determine if an input stream contains valid numbers)
- Cyclic redundancy check (CRC)

ABOUT ULPBench

Whether the target is edge nodes for the IoT or any other type of battery-powered application, the implications of ultra low power (ULP) varies. The lowest active current is required when the power source is severely limited (for example, energy harvesting). The lowest sleep current is required when the system spends most of its time in standby or sleep mode, waking up infrequently (periodically or asynchronously) to process a task. ULP can also imply great energy efficiency, where the most work is performed in a limited time period. Overall, the application requires a combination of tradeoffs on all of the previously mentioned criteria.

To ensure ULP operation over periods of months, years, and decades, application developers face a number of optimization challenges. There are an increasing number of microcontrollers claiming ULP capabilities; however, developers cannot rely on data sheet parameters alone. The EEMBC ULPBench is standardized on data sheet parameters and provides a methodology to reliably and equitably measure MCU energy efficiency.

The foundations of ULPBench are as follows:

- Comparability, to simplify the comparison of devices.
- Transparency, for measurement and the setup processes.
- Reproducibility, to simplify reproduction of the benchmark scores.

IAR SETUP IAR TOOLS INSTALLATION

The IAR Embedded Workbench® and the included IAR C/C++ Compiler[™] generates fast performing, compact code for Arm®based applications. Analog Devices, Inc., provides the board support package for the ADuCM3027/ADuCM3029 for the IAR Embedded Workbench.

Support for the ADuCM3027/ADuCM3029 is provided within the board support package.

The Kickstart edition is a special starter kit/evaluation version of IAR that is free. This edition has limitations both in code size (32 kB) and in the service and support provided.

The IAR Embedded Workbench can be downloaded from the IAR website.

IAR PROJECT CONFIGURATION

This section describes the IAR configuration for proper operation. Only the settings that must be modified from the default values are mentioned.

1. Right-click the name of the project and click **Options...**, as shown in Figure 2.




Figure 2. Project Options

 From the General Options menu, in the Target tab, ensure that AnalogDevices ADUCM3027 or AnalogDevices ADUCM3029 is selected as the target in the Processor variant pane, depending on the microcontroller used (Figure 3).




Figure 3. General Options—Target Tab

3. From the C/C++ Compiler menu, in the Optimizations tab, select High in the Level pane to ensure that the optimization for high speed is chosen (see Figure 4). Some functions, such as pltInitialize, are protected to ensure that they are not optimized. The following code protects a function and prevents the compiler from modifying the function code:

#pragma optimize=none

| Anner 4 Options State: A Anylis Luteren Cheding Clies: Comparison Assembler Cuteren Bud Bud Actions Liefer Debogger Smutator Anyd Ligh Ligh Vectorizations Ligh Speed Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization Vectorization | Category: | | | | F | actory Settin | ngs | |
|--|--|--|--|--------|------|---------------|-----|--|
| Citche Company Lagvel Company of a | | | | | | | | |
| Arender Oddy & Converter Oddy & O | | Language 1 Language 2 Code | Optimizations | Output | List | Preproce | 4.5 | |
| | Assembler Output Converter Custom Buld Buld Actions Linker Debugger Smulator Angel II (76135 DAP GDB Server | ⊘ None ⊘ Low ⊘ Medium ⊛ High Speed ♥ | Common subexpression elimination Coop unrolling Code motion Code motion Social analysis Static clustering Instruction scheduling | | | 11 | | |

Figure 4. C/C++ Compiler—Optimizations Tab

4302-005

Figure 5 shows the included directories path and the **Defined symbols: (one per line)** pane settings necessary for a proper compilation of the ULPBench Core Profile project.

| ptions for node "U | LPBen | ich_Phase1" |
|--|-------|---|
| Category: General Options Static Analysis Runtime Checking C/C++- Compler Assembler | • | Factory Settings Multi-file Compilation Discard Unused Publics Code Optimizations Output Code Optimizations Output Ignore standard include directories MiSPAr 1 |
| Output: Converter Custom Build Build Actions Linker Debugger Simulator Angel | = | Additional include directories: (one per line) \$FR0J_DIR\$I, Vind \$FR0J_DIR\$I, Vindatorm \$FR0J_DIR\$I, \\\ benchmarks \$FR0J_DIR\$I, \\\ benchmarks(CoreProfile \$FR0J_DIR\$I, \\\ TES \$TOOLKIT_DIR\$I(CMSIS)Include |
| CMSIS DAP GDB Server IAR ROM-monitor I-jet/JTAGjet J-Link/J-Trace TI Stellaris Macraigor PE micro | | Preinclude file: |
| RDI ST-LINK Third-Party Driver TI XDS | • | OK Cancel |

Figure 5. C/C++ Compiler Menu—Preprocessor ULPBench Configuration

Figure 6 shows the included directories path and the **Defined symbols: (one per line)** necessary for a proper compilation of the CoreMark project.

| Category: | Factory Se | ttings |
|-----------------------|--|---------|
| Seneral Options | Multi-file Compilation | |
| Static Analysis | Discard Unused Publics | |
| Runtime Checking | Language 2 Code Optimizations Output List Preprocessor | I.I.I.I |
| Assembler | Landende r. cone abuntanese antes res | Linking |
| Output Converter | gnore standard include directories | |
| Custom Build | Additional include directories: (one per line) | |
| Build Actions | \$PR0J_DIR\$\.\inc | |
| Linker | \$PROJ_DIR\$\\inc\CoreMark | |
| Debugger | SPROJ_DIR\$\\inc\sys SPROJ_DIR\$\.\inc\config | |
| Simulator Angel | \$TOOLKIT_DIR\$\inc\AnalogDevices * | |
| CMSIS DAP | Preinclude file: | |
| GDB Server | | |
| IAR ROM-monitor | | - |
| I-jet/JTAGjet | Defined symbols: (one per line) | |
| J-Link/J-Trace | ADUCM3029 Preprocessor output to file Preserve comments | |
| TI Stellaris | Generate #line directive | * |
| Macraigor PE micro | * | |
| PE MICRO RDI | | |
| ST-LINK | | |
| Third-Party Driver | | |
| TIXDS | | |

Figure 6. C/C++ Compiler Menu—Preprocessor CoreMark Configuration

To avoid undesired warnings, add the diagnostics **Pa050** and **Pa082** to the **Suppress following diagnostics** option in the **Diagnostics** tab of the **C/C++ Compiler** menu.

4. A 32-bit CRC checksum stored in the **Signature** field enables user code to request an integrity check of the user space. The user can configure the checksum as shown in Figure 7 and Figure 8 (both configurations can be found in the **Linker** menu).

| Category: | | | | | [| Factory Settings |
|------------------------------------|---|----------------------|-----------|-------------|---------------|------------------|
| General Options Static Analysis | - | | | | | |
| Runtime Checking | | Advanced Output List | #define | Diagnostics | Checksum | Extra Options 1 |
| C/C++ Compiler Assembler | | Fill unused code me | 2004 | | | |
| Output Converter | | Fill pattern: | 0xFF | | | |
| Custom Build | | | | | | |
| Build Actions | | Start address: | 0×0 | End | address: | 0x7fb |
| Linker | | Generate checks | um | | | |
| Debugger | | Checksum size | 4 bytes | ▼ Aligr | nment | 4 |
| Simulator | | Alexanders | CRC32 | | 0×11021 | |
| Angel CMSIS DAP | Ξ | Algorithm: | | • | 00011021 | |
| GDB Server | | Result in | full size | | Initial value | |
| IAR ROM-monitor | | Complement | As is | • | 0×1111111 | |
| I-jet/JTAGjet | | Bit order | MSB first | • | Use as | inered |
| 3-Link/3-Trace | | Direction. | | | Use as | input |
| TI Stellaris | | Reverse by | | | _ | |
| Macraigor | | Checksum unit | size: | 32-bit | • | |
| PE micro | | | | | | |
| RDI | | - | | | | |
| ST-LINK | | | | | | |

Figure 7. Linker Menu—Checksum Tab

| Category: | | Factory | Settings |
|---|---|---|----------|
| General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Unter | | Output List #define Diagnostics Checksum Extra Options If Use command line options Command line options: (one per line) -keepchecksum | 4 4 |
| Debugger Simulator Angel CMSIS DAP GDB Server LAR RCM-monitor Left/JTAGet 3-Link/J-Trace TI Stellaris Macraigor PE micro PDL | E | | |
| ST-LINK Third-Party Driver TI XDS | | ОК | Cancel |

Figure 8. Linker Menu—Extra Options Tab

4302-004

UG-1205

EV-COG-AD3029LZ User Guide

5. The debugger used is **CMSIS DAP**, selected from the dropdown list in the **Driver** pane of the **Debugger** menu (see Figure 9).

| Category: | | | | | | Fa | ctory Settings |
|------------------------------------|-----------|--------------------------|----------|---------------|-------------|---------|----------------|
| General Options Static Analysis | | | | | | | |
| Runtime Checking | | | | | | | |
| C/C++ Compiler | Setup | Download | Images | Extra Options | Multicore | Plugins | |
| Assembler Output Converter | Driver | | | Run to | | | |
| Custom Build | CMS | S DAP | | main | | | |
| Build Actions | (million) | ip macros | | j inset | | | |
| Linker Debugger | | ip macros Use macro f | 1.(1) | | | | |
| Simulator | | Use macro r | ne(s) | | | | 100 |
| CADI | | | | | | | 14 |
| CMSIS DAP | | | | | | | 1 🗇 |
| GDB Server | | | | | | | |
| I-jet/JTAGjet J-Link/J-Trace | Dev | ice descriptio | m file | | | | |
| TI Stellaris | | Override def | ault | | | | |
| PE micro | \$1 | OOLKIT_DI | R\$\CONF | 1G\debugger\A | nalogDevice | s'ADuCM | |
| ST-LINK | | | | | | | 1.000 |
| Third-Party Driver TI MSP-FET | | | | | | | |
| TI XDS | | | | | | | |

Figure 9. Debugger Menu—Setup Tab

Ensure that the Verify download and Use flash loader(s) checkboxes are selected in the Debugger menu in the Download tab, as shown in Figure 10.

| Category: General Options * Sato: Analysis Ruthine Checking CIC++ Compler Assembler Output Converter Output Converter Output Converter Custon Build Build Actions Linker Cestogopt Cestogopt Cestogopt Cestogopt Cestogopt Cestogopt Cestogopt Cestogopt Cestogopt E E Cestogopt E E Cestogopt E E Cestogopt E E Cestogopt E Cestogopt E Cestogopt E Cestogopt E Cestogopt E Cestogopt E Cestogopt Cestogop | Factory Settings Factory Settings Setup Download Match to running target Verify download Suppress download Use flash loader(s) Override default board file \$TOOLUTT_DIRStconfig!flashloader(VnalogDevices/Flas Edr. |
|--|--|
| 3-Link/3-Trace TI Stellaris | |
| Macraigor PE micro | |
| PE micro RDI | |
| ST-LINK | |
| Third-Party Driver | |
| TI XDS T | OK Cancel |

Figure 10. Debugger Menu—Download Tab

 Figure 11 and Figure 12 show the CMSIS DAP menu configuration. From the dropdown list in the Reset pane, select Hardware for the target reset strategy.

| Category: | Factory Settings |
|---|--|
| Seneral Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter | Setup Interface Breakpoints Beset Hardware |
| Custom Build | Hardware |
| Build Actions Linker | Duration: 300 ms Delay after: 200 ms |
| Debugger Simulator CADI CM51S DAP | Emulator Always prompt for probe selection Serial no: |
| GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris | End Communication |
| PE micro ST-LINK Third-Party Driver TI MSP-FET | \$PROJ_DIR\$\cspycomm.log |

Figure 11. CMSIS DAP—Setup Tab

In the **Interface** tab, in the **Interface** pane, ensure that the **SWD** option is selected (see Figure 12).

| Category: | | Factory Setting |
|-------------------------------------|--------------------------|-------------------------------------|
| General Options | | |
| Static Analysis Runtime Checking | | |
| C/C++ Compiler | Setup Interface | Breakpoints |
| Assembler | Probe config | Probe configuration file |
| Output Converter Custom Build | Auto | Uverride default |
| Euld Actions | From file | |
| Linker | C Explicit | CPU: Select |
| Debugger | | |
| Simulator CADI | Interface | Explicit probe configuration |
| CMSIS DAP | © JTAG | Multi-target debug system |
| GDB Server | @ <u>S</u> WD | Iarget number (TAP or Multidrop ID) |
| I-jet/JTAGjet | | Target with multiple CPUs |
| J-Link/J-Trace TI Stellaris | discourse and | CPU number on target: 0 |
| PE micro | Interlace speed | |
| ST-LINK | Auto detect 🔻 | |
| Third-Party Driver TI MSP-FET | | <u> </u> |
| TI XDS | | |

Figure 12. CMSIS DAP Menu—Interface Tab

CoreMark LOADING THE CoreMark PROJECT

The project with the CoreMark source files, **core_portme.c** files, and **core_portme.h** files are tuned to the Analog Devices platform.

To add the CoreMark project on IAR, take the following steps:

- 1. Open the IAR Embedded Workbench.
- 2. Open the project in the IAR software.
- 3. From the **Project** menu, click **Add Existing Project...** from the dropdown list, as shown in Figure 13.

| File Edit View | Project Tools Window Help | | | |
|----------------|---------------------------|---|--|--|
| 🗅 💣 🖬 💋 | Add Files | | | |
| Workspace | Add Group | 1 | | |
| | Import File List | 1 | | |
| Files | Add Project Connection | | | |
| | Edit Configurations | | | |
| | Remove | | | |
| | Create New Project | 1 | | |
| | Add Existing Project | | | |

Figure 13. Adding Existing Project

4. Browse through the obtained project and open the .ewp extension file. The files available in the workspace are shown in Figure 14.




Figure 14. Project Files

The **BSP** sources folder includes the board support package files to properly configure the device. The **CoreMark sources** folder includes the source files given by the EEMBC. The **Platform sources** folder contains the **core_portme.c** file given by the EEMBC; however, the file is tuned to configure the ADuCM3027/ADuCM3029 processor. EEMBC does not restrict on changing the **core_portme.c** and **core_portme.h** files to suit the Analog Devices platform.

The following describes attributes of the **core_portme.c** file that are not included in the file given by the EEMBC:

- Code for universal asynchronous receiver/transmitter (UART) printing.
- Code for calculating the ticks of execution using an oscillator or crystal.
- Code to configure the microcontroller properly.
- Header files to support these codes.

Device configuration. Note that the high power buck is enabled to reduce the power consumption, which is useful during power measurement when CoreMark is running (see the Power Measurements section).

The **core_portme.h** file has two defines:

- The UART_PRINT define is used to print the result through the UART. If this is commented, the results are printed only on the terminal input/output.
- The XTAL define is used to decide whether measuring the ticks using an external crystal oscillator or the internal resistor-capacitor (RC) oscillator. If this is commented, the internal oscillator is used; otherwise, the crystal oscillator is used.

RUNNING THE APPLICATION

Building the Application

To build or compile the application code, take one of the following steps:

• Click **Project**, and then click **Rebuild All** (as shown in Figure 15).




Figure 15. Build the Project

UG-1205

EV-COG-AD3029LZ User Guide

• Right-click the project name and click **Rebuild All**, as shown in Figure 16. The user is prompted to save the workspace in a .eww extension. The project must build without any errors.

| <u>File Edit View P</u> roject <u>S</u> | Simulator] | <u>I</u> ools <u>W</u> indow <u>H</u> elp | |
|---|-----------------|---|--|
| D 🚅 🖬 🕼 🎒 🐇 🖻 🛍 | 8 KO CH | - | |
| Workspace | × | IAR Information Center for ARM | |
| Debug | • | | |
| Files | 8: B | int main() | |
| ADuCM302x_CoreMe | | | |
| He BSP sources Opti | | | |
| Here adi_pwr.c | | Make | |
| | Make | | |
| - adi_uart.c | Make | | |
| →⊕ C adi_uart.c | Make Compile | 2 | |
| - adi_uart.c | | | |

Figure 16. Building the Project

Downloading the Code

To load the code onto the EV-COG-AD3029LZ board, take one of the following steps:

- Click **Project**, **Download**, and then **Download active application**, as shown in Figure 17.
- Click Download and Debug, as shown in Figure 18.




Figure 17. Downloading the Code

| CI. C.C. 10 0 10 7 1. 100 10 11 | | |
|---------------------------------------|--------------------------------------|--------------------|
| File Edit View Project Tools Window H | .p | |
| | | B |
| Workspace | ComProfile.c starb.p.c Batform.c | Download and Debug |

Figure 18. Download and Debug Button

Running the Project

To run the code, click Go, as shown in Figure 19.

| D@20012121200 - 75%20000000 | |
|-----------------------------|-----------------|
| | it 😲 Di 🗶 🚓 🕸 |
| 5 - 1 8 2 2 2 2 2 X | |

Figure 19. Running the Project

COREMARK RESULTS

The CoreMark code must run for at least 10 seconds. The provided code has set up 10,000 iterations, which requires approximately 2 minutes to complete the execution.

The results are printed on the terminal input/output. To view the terminal input/output, click **View**, then click **Terminal I/O** from the dropdown list (see Figure 20). It is necessary to be in debug mode for this option to be active.

| <u>File</u> <u>E</u> dit | ⊻iew | Project | Debug | Disass |
|--|---|---|---------------|--------|
| D 🗳 🖬 | N | lessages | | • |
| 5-1 | V | Vorkspace | 9 | |
| Workspace | S | ource Bro | wser | |
| Debug | C | -STAT | | • |
| Files ADu (ADu (ma ADu (sta ADu (sta ADu (sta ADu (ADu | B C S R V L S S L L C Q N | reakpoin bisassemb Aemory ymbolic l legister Vatch ocals tatics auto ive Watch Quick Watch Quick Watch Quick Watch Quick Watch | oly Memory | • |
| | S | tack | | • |
| | Т | erminal I, | /0 | |

Figure 20. Viewing the Terminal I/O

| Terminal I/O | |
|--|---------------|
| Output | Log file: Off |
| 2K performance run parameters for coremark. CoreMark Size : 565 Total ticks : 7679617 Total tike (secs): 117.181556 Iterations : 10000 Compiler version : IAR EVARM 7.50.2.10505 Compiler flags :no_size_constraintscpu*Cortex-M3 -D _ADUCM3029no_code_motion -Ohs -efpu*Noneendian*little Memory location : FLASH seedcrc : 0xe915 [0]crclist : 0xe714 [0]crcstate : 0x0893a [0]crctint : 0xe174 [0]crcstate : 0x0893a [0]crctint : 0xe174 [0]crcstate : 0x0893a Correct operation validated. See readme txt for run and reporting rules. CoreMark 1.0 : 85.337589 / IAR EVARM 7.50.2.10505no_size_constraintscpu*Cortex-M3 -D _ADUCM3029no_code_motion -Ohs -efpu*No | oneendian*lit |

Figure 21. Terminal Results

By default, the UART_PRINT define in the core_portme.h file is commented.

To print the results through the UART, take the following steps:

- 1. Uncomment the UART_PRINT define.
- 2. Connect the UART port of the EV-COG-AD3029LZ to the PC using a USB cable.
- 3. Ensure that the UART Jumpers (1, 2, 7, and 8) of the P8 connector are connected (see Figure 22).



Figure 22. Jumper Connections for UART Printing

- 4. From the Control Panel, click Device Manager.
- 5. Check the COM port number to which the UART is connected.
- 6. Open a terminal that can connect to the UART port (the PuTTY terminal is used here).
- 7. Set the connection type to serial, and enter the corresponding COM port number.
- 8. The other settings are as shown in Figure 23.

| Baud rate: | 9600 | • |
|------------|-------|---|
| Data: | 8 bit | • |
| Parity: | none | • |
| Stop: | 1 bit | • |

Figure 23. UART Configuration

COM4-PuTY
2K performance run parameters for coremark.
CoreMark Size : 666
Total ticks : 7712537
Total ticks : 7712537
Iterations/Sec : 64.973336
Iterations/Sec : 64.973336
Iterations : 10000
Compiler version : ILR VUARM 7.50.2.10505
Compiler flags : --no_size_constraints --cpu=Cortex-M3 -D _ADUCM3029_ --no_code_motion -Ohs -e --fpu=None --endian=little
Memory location : FLASH
seederc : 0xe2f5
[O]crclist : 0xe14
[O]crcmate : 0x8e3a
[O]crcfinal : 0x988c
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.
Correct operation validated. See readme.txt for run and reporting rules.

6326-017

Figure 24. Results on UART

Rebuild the project and follow the instructions in the Running the Project section. The results are printed through the UART (see Figure 24).

The CoreMark number shows the raw horsepower, and the CoreMark/MHz number shows the efficiency of the core. To calculate the CoreMark/MHz number, the CoreMark number must be divided by the clock speed used when the benchmark is performed.

$$CoreMark / MHz = \frac{CoreMark Score}{Clock Frequency}$$

In this project, the ADuCM3027/ADuCM3029 processors runs at 26 MHz.

$$CoreMar \not MHz = \frac{85.337589}{26 \text{ MHz}}$$

The CoreMark/MHz score is 3.2822.

This score is almost equal to the CoreMark/MHz score of the Arm[°] Cortex[°]-M3 processor, whose score is 3.32.

To report the score, CoreMark recommends the following format:

CoreMark/MHz 1.0: 3.2822 / IAR EWARM 7.50.2.10505 --no_size_constraints

--cpu=Cortex-M3 -D __ADUCM3029__

--no_code_motion -Ohs -e --fpu=None

--endian=little/FLASH

POWER MEASUREMENTS

To monitor the current consumption of the ADuCM3027/ ADuCM3029 processor when it executes the CoreMark code, take the following steps:

- 1. Ensure that the UART_PRINT define in the **core_portme.h** file is commented so that the UART pins are not floating.
- 2. Load the code onto the microcontroller.
- 3. Remove the P8 jumpers.
- 4. Press the Reset button.
- 5. Monitor the current consumption through the TH2 jumper on the meter. The current consumption must be approximately 1165 μ A when the processor executes the code at 26 MHz.

- 6. For dynamic current consumption, repeat this procedure with a different frequency. Change the CLKDIV definition variable to 4 to divide the frequency by 4, which yields a value of 26 MHz/4 = 6.5 MHz.
- Monitor the current consumption on the meter. The current consumption must be approximately 425 μA.

To obtain the dynamic current consumption value, calculate the slope of the line formed by the two points (frequency and current).

The slope is calculated as follows:

$$Slope = \frac{1165 - 425}{26 - 6.5} = 38 \,\mu\text{A/MHz}$$

The dynamic current consumption is 38 $\mu A/MHz.$

ULPBench CORE PROFILE THE EnergyMonitor

The EEMBC ULPBench EnergyMonitor software is an accurate tool for measuring energy. The EEMBC EnergyMonitor hardware (shown in Figure 25) is needed to measure ULPBench scores. This hardware can be purchased from the EEMBC website.

Figure 25 shows the EEMBC EnergyMonitor hardware, and the VCC and GND pins used to power the EV-COG-AD3029LZ evaluation board.



Figure 25. EEMBC EnergyMonitor Hardware

Installing the EnergyMonitor Software Drivers

When the EnergyMonitor hardware is connected to the PC for the first time, a USB driver message appears because it is an unrecognized USB device.

When the USB driver message appears, click **Next**, and then click **Manually locate USB drivers**.

If the driver message does not appear, from **Start**, open the **Device Manager** and locate the devices named **EEMBC Application UART1** and **EEMBC Energy Tool V1** to install the driver on each device.

Install the USB drivers, which are located at /bin/USB_CDC/ monitor_driver.inf and /bin/USB_CDC/monitor_driver.cat. A security warning appears indicating that the publisher cannot be verified. Click Install this driver software anyway.

By default, 64-bit versions of Windows^{*} Vista and later versions of Windows only load a kernel mode driver if the kernel can verify the driver signature. If using one of these versions of Windows and the drivers cannot be installed, use the appropriate mechanisms to temporarily disable the load time enforcement of a valid driver signature (the appropriate mechanism depends on the Windows version).

BUILDING THE APPLICATION CODE

To build or compile the application code, click **Project**, and then click **Rebuild All** from the dropdown list.

| Eile Edit View | Project Tools Window Help | |
|-----------------------------|---------------------------|---------|
| 🗅 🗃 🖬 🕼 🏼 | Add Files | |
| Vorkspace | | |
| Release | Make | F7 |
| Files | Compile | CTRL+F7 |
| OULPBench One Benchmark | Rebuild All | |
| Benchman | Clean | |
| -E Clcd.c | Batch build | F8 |

Figure 26. Build Project

Setting Up the Board to Download the Code

Download the code via USB.

If the EEMBC ULPBench_Phase1 project has been downloaded previously, the device is in hibernate mode for the majority of the time when in operation. In deep sleep mode (both hibernate and shutdown modes), the serial wire is disabled and it is not possible to download code. Press and hold the boot button, then press and release the reset button, and then release the boot button to program the device again.

The board setup for ULPBench is as shown in Figure 27. Connect the connectors from the EnergyMonitor hardware to the TH3 jumper as shown in Figure 27.




Figure 27. Hardware Setup for ULPBench

302-002

RUNNING THE BENCHMARK

Running the ULPBench Core Profile

This section provides a step by step account of how to set up the EV-COG-AD3029LZ evaluation board for measuring the ULPBench Core Profile score.

- 1. Connect the USB cable to the EnergyMonitor hardware.
- 2. Remove the debugger.
- 3. Remove all of the jumpers except TH2, TH1, JH4 and JH10.
- 4. Connect the VBAT cable from the EnergyMonitor hardware to the TH3 jumper.

Proceed to measure the score by starting the EnergyMonitor software and clicking **Run ULPBench**. The EnergyMonitor hardware powers the EV-COG-AD3029LZ evaluation board and measures the energy consumption of the core profile. At the end of the run, the software calculates the EEMBC ULPBench Core Profile score and displays it on screen. The software also displays the average energy consumed for previous cycles in the history window.

The score obtained for typical devices is around 250 EEMarks[∞]-CP. This value can vary depending on process and temperature conditions. Figure 28 shows an example of a score for a typical device.



Figure 28. Example ULPBench Core Profile Score

Verifying the Proper Operation

To ensure that the workload is executing properly, a status pin (A1-1) is defined. Connect the EV-GEAR-EXPANDER1Z to the EV-COG-AD3029LZ; Pin A1-1 is configured as the status pin in the certified code.

According to the benchmark, the workload is executed twice, and at the beginning, the A1-1 status pin toggles 20×. When the second workload finishes, the A1-1 pin clears, unless an error triggers.

Figure 29 shows the output of the A1-1 pin during the execution of the workload.




Figure 29. Verification of Proper Operation

Running the ULP Crystalless Profile

If an application does not require an accuracy as high as the one provided by a crystal, a low frequency oscillator (LFOSC) can be used as the source clock of the real time clock (RTC) to reduce the energy consumption. The LFOSC and low frequency crystal (LFXTAL) frequencies are 32 kHz.

The distributed code includes a **define** directive (Line 51 of the Platform.c file) to allow testing of the ULPBench Crystalless Profile. Uncomment the **define USE_LFOSC** line to use the LFOSC as the RTC :

#define USE_LFOSC

The score obtained for typical devices is around 265 EEMarks[∞]-CP. This value can vary depending on process and temperature conditions. Figure 30 shows an example of a score for a typical device.



Figure 30. Example ULP Crystalless Profile Score

UG-1205

RESULTS ANALYSIS

The ULPMark-CP uses the following formula that takes the reciprocal of the energy values (median of $5\times$ the average energy per second for 10 ULPBench cycles).

$$Energy (\mu J) = \frac{1000}{EEMarkCP}$$

The consumed energy is obtained as the sum of the energy consumed when the device is executing the workload (in active mode) and when the device is in hibernate mode.

Energy = *Active Energy* + *Sleep Energy*

Per the ADuCM3027/ADuCM3029 data sheet, the typical value for an active current is 38 μ A/MHz, and 830 nA with LFXTAL and RTC enabled for a hibernate current. Figure 29 shows that the active time duration is 420 μ s.

Energy = *Voltage* × *Current* × *Time*

Active Energy = $3 \text{ V} \times 1188 \ \mu\text{A} \times 0.42 \ \text{ms} = 1.49 \ \mu\text{J}$

Sleep Energy = $3 \text{ V} \times 830 \text{ nA} \times 999.58 \text{ ms} = 2.49 \text{ }\mu\text{J}$

Per the ADuCM3027/ADuCM3029 data sheet and the execution time, the energy for the active current is 1.49 μ J, and the energy consumed during the sleep time is 2.49 μ J. The score according to those values matches the ones measured with the EEMBC EnergyMonitor software.

Energy (
$$\mu$$
J) = 1.49 + 2.49 = 3.98 μ J $\cong \frac{1000}{252.1}$ = 3.96 μ J



ESD Caution

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG16326-04/18(0)



www.analog.com