

Multiple Supply Hot Swap Controller with I²C Compatible Monitoring

DESCRIPTION

Demonstration circuit 985 showcases the LTC[®]4245 Hot Swap™ controller with I^2C^{TM} compatible monitoring in a CompactPCI™ (CPCI) application. The LTC4245 resides on the plug-in board, DC985A-A, which carries a female CPCI connector. This board plugs into the male connector on the backplane board, DC985A-B. The plug-in board also carries the four n-FET switches and sense resistors required for hot swap. LEDs provide visual indication of the important signals and voltages.

The board can be configured to work in a PCI Express[™] application by adjusting a few jumpers. To access the powerful monitoring features of the LTC4245, the I²C port on the backplane board must be connected to a DC590 board (available separately). The LTC4245 can then be controlled with evaluation software running on a host PC.

Design files for this circuit board are available. Call the LTC factory.

 J and LTC are registered trademarks of Linear Technology Corporation. Hot Swap and QuickEval are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

PERFORMANCE SUMMARY

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
VIN	Input Supply Range	MOSFET Q1-Q4 On, TVS Z1-Z4 Off				
	+12V IN		10.8	12	15	V
	+5V IN	CFG Jumper, JP4, at LOW or FLOAT	4.5	5	6	V
		CFG Jumper, JP4, at HIGH	2.9	3.3	6	V
	+3.3V IN		2.9	3.3	6	V
	-12V IN	CFG Jumper, JP4, at LOW	-10.8	-12	-15	V
		CFG Jumper, JP4, at FLOAT or HIGH	0		-15	V
I _{OUT} , CB	Circuit Breaker Trip Current	After Start-Up				
	+12V OUT	R1 = $8m\Omega$, 1%	5.5	6.25	6.9	A
	+5V OUT	$R2 = 3.5m\Omega, 1\%$	6.4	7.1	7.9	A
	+3.3V OUT	R3 = $2.5m\Omega, 1\%$	8.9	10	11.1	A
	-12V OUT	$R4 = 40m\Omega, 1\%$	0.99	1.25	1.52	A

QUICK START PROCEDURE

1. Verify that the jumpers are set as follows:

Backplane board: JP1 BD_SEL#: LOW;
JP2 PCI_RST#: HIGH

Plug-in board: **JP3** ON CONFIG: AUTO; **JP5** PGI: HIGH; **JP4** CFG: LOW if using all four supplies, FLOAT if using 12V, 5V and 3.3V, HIGH if using 12V, and two 3.3V.



- 2. Mate the plug-in board with the backplane board.
- 3. With the power off, connect the input supplies and output loads as shown in Figure 1. If -12V supply is not being used, ground -12V IN and -12V OUT turrets.
- 4. Turn on power at the inputs. Check LTC4245 that the automatically turns on. LEDs D1 to D4 indicate when input power is applied, and D5 to D8 show when it is available at the output. If the output voltages within tolerance, HEALTHY# are green LED, D9, turns on, and LOCAL_PCI_RST# red LED, D10, stays off. If the outputs remain off, check the fault registers (Step 8).
- 5. To access the ADC data or to control the LTC4245 through I²C, install the QuickEval™ System software on a computer with an available USB port. The download website is <u>http://www.linear.com/software</u>. Open the QuickEval software. If already installed, update the software to obtain the LTC4245 driver.

- 6. Connect DC590 to the PC with a USB cable as shown in Figure 2. Connect the backplane board I^2C port, P2, to the DC590 USB controller board supplied 14-conductor using the ribbon Upon connection, cable. QuickEval will identify the DC985, LTC4245 open the interface and software window as shown in Figure 3
- 7. In the software, choose the CFG Pin option that matches the CFG jumper, JP4, setting on the board. Click the Auto Find button in the I2C Address section, so the software can figure out the I²C slave address of the LTC4245. After that, click the START button to get a continuous update of the LTC4245 internal registers. The software window displays the MOSFET and overall status.
- 8. Click Show Registers button for an expanded view of all the registers (Figure 4). The check-boxes can be used to selectively set or reset the corresponding register bit.



Figure 1. Proper Measurement Equipment Setup





Figure 2. QuickEval Setup

INPUT	SENSE	OUTPUT		-
12V mV	UV J: LSB:250uV	mV K: LSB:55mV	Status and MOSFET Control	
5V mV L: LSB:22mV	uV M: LSB:125uV	mV N: LSB:22mV	Undervoltage Power Bad LOCAL_PCI_RST# ALERT#	
3.3V mV 0: LSB:15mV	P: LSB:125uV	mV 0: LSB:15mV	Tum On 12V	C
-12VmV	uV S: LSB:250uV	mV	Tum On 5V Tum On 3.3V	C
GPI0 mV	 Sense Voltage Sense Current 	Output Voltage Output Power	Tum On -12V	C
	12V mV L··· LSB:5mV 5V mV L··· LSB:2mV 3.3V mV 0···· LSB:15mV -12V mV R···· LSB:5mV GPIO mV	12V	12V mV uV mV 12V mV uV mV 5V mV mV mV 5V mV mV mV 3.3V mV mV mV 0: LSB15mV P: LSB125mV 1: LSB15mV mV mV 0: LSB15mV P: LSB15mV 0: LSB15mV mV mV P: LSB15mV F: LSB15mV 0: LSB15mV F: LSB15mV P: LSB15mV F: LSB15mV P: LSB15mV F: CompU GPIO mV CompU CompU CompU L mV CompU CompU CompU	Internet Outcold <

Figure 3. Default LTC4245 QuickEval Interface

le <u>W</u> eb <u>H</u> elp				
	, ADC Data			
STOP REFRES	H INPI	IT SENSE	OUTPUT	
	101/ 10		10.0451	TECHNOLOGY
5V ADC LSB and -12V On Contro	12V 12.	045V 0mV	12.045V	
CFG Pin:	I: 219 LS	:B:55mV J: 0 LSB:250uV	/ K:219 LSB:55mV	Status and MOSFET Control
CLOW CIFLOAT CHIGH	+			Undervoltage 🛛 🗆
I2C Addrase	5V 5	016V 0mV	5.016V	Power Bad 🗆
10 MassW	r: L:228 LS	B:22mV M0 LSB:125uV	/ N: 228 LSB:22mV	LOCAL_PCI_RST#
Addr(hex): 140 2Eh				ALERT#
Auto Find ARA				
Address Found: 40h	3.3V	3.3V 0mV	3.3V	Turn Off 12V
Places of Galla, 100	0:220 LS	B.15mV P:0 LSB:125uV	/ Q:220 LSB:15mV	
				Turn Off 5V 💛
Register Read/Write	-12V -12	045\/ 0m\/	-12.0451/	
Register	B-219 IS	B-55mV S-0 LSB-2500	/ T-219 SB-55m\/	Turn Off 3.3V
00. STATUS (A)	1 10 10	5.55m* 5.6 E35.2660*	Cob. Solito	101/
		Sense Voltage	Output Voltage	
Read Reg Data:	_ GPIO 2	2.55V C Sense Ourrent	C Output Power	
Write Reg Data (hex):	U:255 LS	B.10mV	o apart oner	>> Hide Desisters //
STATUS Register (A) Data(hex): 98 A0). Undervoltage Present 0 A1) SS Busy: 0 A2) Power Bad Present 0 A3) PCLRST# Input 1 A4) LOCAL_PCLRST#: 1 A5) FET Short Present 0	ALERT Register (6) Set Data(hex):00 B0) Undervoltage Alert 0 B1) Overcurrent Alert 0 B2) Power Bad Alert 0 B3) Alert Present 0 B4) PGI Fault Alert 0 B5) FET Short Alert 0 B5) CFT Short Alert 0	ONTROL Register (C) Set Data(hex): 23 F C0) UV Autoretry: 1 C1) OC Autoretry: 0 C2) Reserved: 0 F C3) PGI Disabled: 1 C4) PGI Fault Autoretry: 0 C3) Nass Write Enable: 1 C5) Mass Write Enable: 1 C4) PGI Fault Autoretry: 0	ON Register (D) Set Data(hex): FF FD D1) 12V On Control: 1 FD D2) 33V On Control: 1 FD D3) -12V On Control: 1 FD D3) -12V On Control: 1 FD D3) -12V On Control: 1 D4 12V FET On: 1 D5 SV FET On: 1 D5 SV FET On: 1	Register List 00. STATUS (A): 1001 1000 01. ALERT (B): 0000 0000 02. CONTROL (C): 0010 1000 03. ON (D): 1111 1111 04. FAULT (E): 0000 0000 05. FAULT (F): 0000 0000 05. FAULT (F): 0010 0000 06. GPIO (G): 0011 1111 07. ADCADR (H): 0000 0000
AB) BD_SEL# input 0	B0) BD_SEL# Cit. Alert 0	City Sequencing En. 0	DB) 3.3V FET On 1	16.12VIN (0: 1.1.0.1.1.0.1.1
		in on the run bis. o		17.12VSENSE (J): 0000 0000
FAULT1 Register (E)	FAULT2 Register (F)	GHU Register (G)	AUCADR Register (H)	19.5VIN (L): 1110 1101
E(1) 12// Undervoltage: 0	E F0) 12V Power Bed 0	G0) GPI01 Input 1	E HD ADC Ch Addr 0:0	20.5VSENSE (M): 0000 0000
E1) 5V Undervoltage: 0	E F1) 5V Power Bad 0	G1) GPIO2 Input 1	E H1) ADC Ch Addr 1:0	21.5VUUT(N): 1110.0100 22.3V(N(C): 1101.1100
E2) 3.3V Undervoltage: 0	F2) 3.3V Power Bad: 0	G2) GPIO3 Input 1	H2) ADC Ch. Addr 2:0	23. 3VSENSE (P): 0000 0000
E3) -12V Undervoltage: 0	F3) -12V Power Bad: 0	G3) GPI01 Output 1	H3) ADC Ch. Addr_3:0	24.3VOUT (Q): 1101 1100
E4) 12V Overcurrent 0	F4) PGI Fault 0	G4) GPIO2 Output 1	H4) Reserved: 0	25. VEEIN (R): 1101 1011 26. VEESENSE(S): 0.0.0.0.000
	F5) FET Short Fault 0	G5) GPIO3 Output 1	H5) Reserved: 0	27. VEEOUT (T): 1101 1011
E5) 5V Overcurrent 0				
E5) 5V Overcurrent: 0 E6) 3.3V Overcurrent 0	F6) BD_SEL# St. Chng: 0	G6) GPIO Select Bit0: 0	H6) Reserved: 0	28. GPIUADC (U): TTTTTTT

Figure 4. LTC4245 QuickEval Interface with Register Display



HARDWARE SETUP

BOARD LAYOUT

The top of the plug-in board contains the core Hot Swap controller and associated components, along with LEDs. Also on top are various configuration jumpers and all connection turrets. The large turrets may be removed to permit installation of up to 12 gauge wire for direct, low resistance connections to the board. None of the turrets are swaged.

The bottom of the boards contains components for software identification of the board, LED current limiting resistors, the CPCI connector (J1), and a spare sense resistor. Also on the bottom is the LTC4245 $INTV_{CC}$ bypass capacitor, C11, and the supply input and output capacitors. Except for C11, the other components are largely unrelated to the core application and are included for the purposes of the demo board itself. The spare $50m\Omega$ sense resistor, R1OPT, can be used to replace the $8m\Omega$ resistor (R1) on the 12V supply to lower its current limit to CPCI levels.

The boards are designed with two ground planes, on layers 2 and 3. Layer 2 is a small signal ground plane which picks up ground for LTC4245, the small SGND turrets, C11, CSS, CT, as well as I²C and configuration jumper related grounding. Layer 3 is reserved for large signal grounding, including capacitors on supply inputs and outputs, large PGND turrets, input and output LEDs, and input clamps and snubbers. These two ground planes join at the CPCI connector ground pins.

HIGHER CURRENT ON $\pm 12V$

The CPCI connector pin DC current should be limited to 1A per pin. The 12V supply has 1 pin; 5V has 2 long and 6 medium pins; 3.3V has 2 long and 8 medium pins; -12V has 1 medium pin. The Si7880DP n-FET used on all four supplies is rated to 18A at room temperature.

The circuit breakers for the four supplies are set as shown in the Performance Summary table. It is dictated by the tolerance on the circuit breaker trip sense voltage and the sense resistor.

If the load current on the 12V supply is more than 1A, the +12V IN turret on the plug-in card should be used to supply the input current. Otherwise the 12V connector pin may be damaged. To use higher load currents on -12VOUT use the -12V IN turret on the plug-in card for the input power supply. The sense resistor R4 will also need to be replaced with a value lower than the installed $40m\Omega$.

PCI EXPRESS APPLICATION

For PCI Express current levels, use the +12V IN turret on the plug-in card to supply input power. Set the CFG pin jumper (JP4) HIGH so a 3.3V supply can be used at the +5V IN turret. Ground the -12V IN and -12V OUT turrets. If needed, modify the sense resistors (R1 to R3) to adjust the circuit breaker levels.

GPIO1 (A/D INPUT)

The GPIO1 turret is pulled up to 3.3V with a $100k\Omega$ resistor. It can be used to measure voltages in a 0V to 2.56V



range. The result is displayed in the ADC Data section of the LTC4245 software window on the computer.

PRECHARGE

As soon as the LTC4245 $3V_{\rm IN}$ pin is powered up, the PRECHARGE turret can source up to 70mA at 1V. This is used in CPCI to pre-bias the bus I/O lines during insertion. The turret facilitates hooking up the PRECHARGE pin to external circuitry.

INTVCC

INTVCC was included on the LTC4245 to allow bypassing of the internal 5.5V supply rail for superior noise immunity. It is also permissible to steal a small current of up to 3mA off the INTVCC pin to bias address pins or ancillary circuits. A turret is provided for connections to INTVCC.

CONNECTORS

J1: Plug-in card female CompactPCI connector. This connector mates with the P1 connector on the backplane board to allow power and control signals to flow to the LTC4245 and the supply outputs. The connector util-izes guiding features to ensure correct polarized mating.

P1: Backplane card male CompactPCI connector. There are three lengths of pins on this connector. Long 5V, 3.3V and GND pins provide early power to the LTC4245. Majority of the pins are medium length. The short BD_SEL# pin mates last, and provides the turn-on signal to the LTC4245.

P2 I^2C PORT: Connector for DC590 I^2C adapter card. This card converts a computer's USB port to I^2C . If P2 is not connected, the turret terminals

SDA and SCL can be connected directly to an I^2C bus.

JUMPERS

JP1 BD_SEL#: Connects BD_SEL# backplane signal either to ground or leaves it floating, whereby it will be pulled up by the $1.2k\Omega$ on the plug-in card to 5V. In the latter case, the BD_SEL# turret can be connected to external insertion-detect logic to initiate turn-on of LTC4245. Removing and reinstalling the shunt at LOW will cycle power to the board and also reset the LTC4245 fault registers.

JP2 PCI_RST#: Sets the backplane reset signal PCI_RST# high, low or floating. When floating, the PCI_RST# turret should be driven with an external signal. This jumper will affect the LOCAL_PCI_RST# output of the LTC4245 (LED D10).

JP3 ON CONFIG: At start-up the LTC4245 operates in one of two modes: in AUTO mode it turns on when BD SEL# goes low; in I2C mode it waits for an I²C turn-on command, even after BD SEL# goes low, to turn-on the switches.

JP4 CFG: Sets the CFG pin high, low or floating. This affects the input supply range requirement for FET turn-on. For a CPCI application requiring all four supplies, set it low. Refer the Performance Summary table and the datasheet for more details.

JP5 PGI: Sets the PGI pin of the LTC4245 high, low or floating. When floating, the PGI turret should be driven with an external signal, such as the RESET# output of an external supply monitor. Setting the PGI pin



low can lead to a PGI fault causing all FETs to be turned off.

JP6 to JP9 ADR0 to ADR3: Selects 1 of 32 possible addresses for the LTC4245 I^2C interface by strapping the address pins high, low or allowing them to float. An address table is shown in the datasheet and the Help menu of the evaluation software. The software can automatically scan and identify the I^2C address, regardless of the pin setting.

LEDs

D1 to D8: D1 to D4 indicate if the input supplies are high. D5 to D8 light up when the supply outputs power up, after the FET switches turn on.

D9 HEALTHY#: This should light up at the end of the start-up timing cycle

after all the supply outputs power up. It will turn off as soon as any FET switch is turned off or if any output falls out of tolerance.

D10 LOCAL_PCI_RST#: This LED normally flashes briefly during start-up and power-down. This is because it is powered off +3.3V OUT and the pin is released at the end of the start-up timing cycle. It will be lit continuously if +3.3V OUT is high and PCI_RST# is set low with JP2.

D11 ALERT#: The ALERT# pin pulls low and turns on this LED if a fault occurs and that fault's alert is enabled in the ALERT register. The alert can be cleared either by resetting bit B3 in the ALERT register or writing to the LTC4245 alert response address (ARA).

SOFTWARE SETUP

Communicating with the LTC4245 $I^{2}C$ interface requires the QuickEval System software and a DC590 board. The OuickEval software is available from the website www.linear.com/software. The QuickEval software talks to the DC590 board through the USB port of the PC. The DC590 is connected to the I²C port (P2) on the DC985A-B with the supplied 14-wire ribbon cable (Figure 2). connected, When the software identifies OuickEval the DC985 and brings up the LTC4245 interface as shown in Figure 3. When experiencing problems with the software, try unplugging and plugging the DC590 board from the PC. Also refer the DC590 Quick Start guide.

I²C ADDRESS SELECTION

Select in the drop down list box the Write address byte of the LTC4245 that is to be communicated with. The address pins to I²C address map can be found in the Help menu. Easier still, the Auto Find button will scan through the 32 individual LTC4245 addresses and list which addresses responded with an acknowledge. If multiple LTC4245s are on the bus lines, the Mass Write address 2Eh can be selected to write to all LTC4245s at the same time. The ARA button sends the Alert Response protocol address and displays the address of the device holding its ALERT# pin low.

5V ADC LSB AND -12V ON CONTROL

Select the radio button that corresponds with the CFG pin jumper, JP4,



setting on the plug-in board. Refer to Table 1 for the effect of this setting on software parameters.

CFG PIN	5VIN LSB	5VOUT LSB	-12V ON/OFF CONTROL BIT
LOW	22mV	22mV	D3
FLOAT	22mV	22mV	DO
HIGH	15mV	15mV	DO

Table 1: CFG Pin Setting

START AND REFRESH BUTTONS

Click on the START button to enable a timer that continuously updates the interface with the latest data from the LTC4245. This button will display STOP when the timer is enabled. Click on STOP to stop the timer. Click on REFRESH for a single update.

ADC DATA DISPLAY

The data read from the LTC4245 ADC registers I to U is displayed in an easy to read format by multiplying the data with the LSB size and displaying it as a voltage. The current sense values can be displayed as either a voltage drop (default) or a current. The sense resistance values cannot be edited while the software is in polling mode. There is also an option for displaying output power instead of output voltage.

REGISTER DISPLAY OPTIONS

The bits of registers A to H are shown in detail by clicking on the Show Registers button (Figure 4). Checking a box to the left of each bit of the Read/Write registers sets the respective bit, while unchecking a box clears the bit. The bit status is shown to the right of each bit after every refresh of the interface. In the Register List box a bit map of all the registers is shown and is updated with each refresh of the interface.

The Register Read/Write section allows for the user to enter and write data to a particular register. Select the register to be written to in the drop down menu. Enter the data in hex and click on Write to send the data, and then click Read to verify the write. Read data is displayed both in hex and decimal.

MOSFET STATUS AND CONTROL

The MOSFET status is shown with a display, which is colored:

- Green, when the FET On Status bit (D4 to D7) is high; the FET control button will read "Turn Off"
- Clear, if FET On Status bit is low and the corresponding FET On control bit (D0 to D3) is also low; the FET button will read "Turn On"
- Red, if FET On Status bit is low and the corresponding FET On control bit is also high; the FET control button will read "Clear Fault"

The "Turn On" control button sets the corresponding supply's FET On control bit high, while "Turn Off" clears it to logic low. As mentioned before, if CFG pin radio button is set to FLOAT or HIGH, the -12V MOSFET is controlled with the 12V FET On control bit, D0, instead of D3. "Clear Fault" button writes zeros to the FAULT1 and FAULT2 registers, in an attempt to turn-on the MOSFETs by clearing fault bits. If a fault is still present, then that fault bit will be set again by the LTC4245, thus preventing turnon.







TITLE: LTC4245CUHF Multiple Supply Hot Swap Controller with I2C Compatible Monitoring PLUG-IN CARD 2 REV SHEET 2 OF 2 TCLINGAN RIGHTIN BMG Miplitas, CA 9605 Miplitas, CA 9605 Miplitas, CA 9605 Fact (dag)space Fact (dag)space TECHNOLOGY LTC Confidential-For Customer Use Only E14 0.12V OUT E11 0+12V OUT +5V OUT +3.3V OUT E20 PGND E22 O PGND E18 PGND © © ≣ 00 Friday, March 17, 2006 5 뛢 83 2 6 DC985A-A SMT PAD SMT PAD SMT PAD 6 DS LED ((115 DWG NO ő 313 44 CL3 H+470uF 7343 20% +cL1 47uF 7343 CL4 47uF + 25V,2 7343 +CL2 470uF 10V,20% DATE SZE ∢ -10 4 CONTRACT NO. APPROVALS DRAWN: AntoninaK GINEER: Pinkesl ESIGNER: HECKED: PPROVED: 0 h- co u LINEAR TECHNOLOCY HAS MADE A BEST EFFORT TO DESIGNA TO INVESTIGATE ADDRESS AND Q1 Si7880DP 02 7880DP Q4 7880DP 03 7880DP THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS. Ð m<mark>~~</mark>-20 m m 6 6 7 2 2 4 £₽\$ ⁸⁶5≷ ≋₽≩ **CUSTOMER NOTICE** ≅ ° ≷ 5m 1% 2010 R4 40m 1% 2010 R3 2.5m 1% 2010 0.5W R1 8m 1% 2010 0.5W 0.5W 3.5m VEEIN >> 12VIN >> 2VSENSE >> 12VOUT > I2VGATE VEEGATE EESENSE VSENSE SVOUT SENSE 3VOUT SVIN SVGATE 3VIN VGATE Z2 0AT3 DAT3 Z1 L SMAJ14A Z4 114A PMT5 MAJ1 0.01uF ╢ 4 4 4 \sim \sim B9 12 1 R10 2.7 R11 2.7 C7 0.1uF 0.1uF 8 TP15 SMT PAD ≪BD_SEL# % POL_RST# -12V IN (MORE THAN 1A) E16 +12V IN O E15 (MORE THAN 1A) 6 4 <u>¥¥¥¥¥¥¥¥¥¥¥</u> ******** Ϋ́ ŤŤŤ ŤŤŤŤ E 22 £ FB FB FB F17 F19 F21 F23 F25 5 88888888888888888 -D ******* 0.01uF SDA > НЕАLTHY# >> ŝ





