MAX6126xxxx Rev. A

**RELIABILITY REPORT** 

FOR

## MAX6126xxxx

PLASTIC ENCAPSULATED DEVICES

March 30, 2004

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

enter

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX6126 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information V. .....Quality Assurance Information VI. .....Reliability Evaluation IV. .....Die Information .....Attachments

#### I. Device Description

A. General

The MAX6126 is an ultra-low-noise, high-precision, lowdropout voltage reference. This family of voltage references feature curvature-correction circuitry and high-stability, laser-trimmed, thin-film resistors that result in 3ppm/°C (max) temperature coefficients and an excellent  $\pm 0.02\%$  (max) initial accuracy. The proprietary low-noise reference architecture produces a low flicker noise of  $1.3\mu V_{P,P}$  and wideband noise as low as 60nV per root-Hz (2.048V output) without the increased supply current usually found in low-noise references. Improve wideband noise to 35nV per root-Hz and AC power-supply rejection by adding a  $0.1\mu$ F capacitor at the noise reduction pin. The MAX6126 series mode reference operates from a wide 2.7V to 12.6V supply voltage range and load-regulation specifications are guaranteed to be less than  $0.025\Omega$  for sink and source currents up to 10mA. These devices are available over the automotive temperature range of -40°C to +125°C.

The MAX6126 typically draws 380µA of supply current and is available in 2.048V, 2.500V, 3.000V, 4.096V, and 5.000V output voltages. These devices also feature dropout voltages as low as 200mV. Unlike conventional shunt-mode (two-terminal) references that waste supply current and require an external resistor, the MAX6126 offers supply current that is virtually independent of supply voltage and does not require an external resistor. The MAX6126 is stable with 0.1µF to 10µF of load capacitance.

The MAX6126 is available in the tiny 8-pin  $\mu$ MAX, as well as 8-pin SO packages.

B. Absolute Maximum Ratings	Rating
(All voltages referenced to GND)	
GNDS	-0.3V to +0.3V
IN	-0.3V to +13V
OUTF, OUTS, NR	-0.3V to the lesser of (VIN + 0.3V) or +6V
Output Short Circuit to GND or IN	60s
Operating Temperature Range	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
8-Pin μMAX	362mW
8-Pin NSO	471mW
Derates above +70°C	
8-Pin µMAX	4.5mW/°C
8-Pin NSO	5.88mW/°C

# II. Manufacturing Information

A. Description/Function: Ultra-High-Precision, Ultra-Low-Noise, Series Voltage Reference

B. Process:	S12 (Standard 1.2 micron silicon gate CMOS)
C. Number of Device Transistors:	1171
D. Fabrication Location:	Oregon, USA
E. Assembly Location:	Malaysia, Philippines or Thailand
F. Date of Initial Production:	October, 2001

# III. Packaging Information

A. Package Type:	8-Pin µMAX	8-Pin NSO
B. Lead Frame:	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1.0 mil dia.)	Gold (1.0 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-9000-0150	# 05-9000-0151
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-022-A:	Level 1	Level 1

## **IV. Die Information**

A. Dimensions:	59 x 82 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord (Manager, Reliability Operations)	
		Bryan Preeshl (Executive Director)	
		Kenneth Huening (Vice President)	

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 160 \text{ x } 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV

λ = 6.79 x 10<sup>-9</sup>

 $\lambda = 6.79$  F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5387) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

#### C. E.S.D. and Latch-Up Testing

The RF26 die type has been found to have all pins able to withstand a transient pulse of  $\pm$ 1500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm$ 250mA.

#### Table 1 Reliability Evaluation Test Results

# MAX6126xxxx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		160	0
Moisture Testin	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	uMAX NSO	77 77	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stre	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

# Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground


(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





PKG. CDDE: SIGNATU	CUNFIDENTIAL & PRUPRIETARY
CAV./PAD SIZE: PKG. 90 X 130 DESIGN	BOND DIAGRAM #: REV: 05-9000-0151 A



DOCUMENT I.D. 06-5387