MAX4636EUB Rev. A

**RELIABILITY REPORT** 

FOR

## MAX4636EUB

PLASTIC ENCAPSULATED DEVICES

February 25, 2002

## MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

20

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX4636 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

#### I. Device Description

A. General

The MAX4636 is a fast, dual 4 $\Omega$  single-pole/double-throw (SPDT) analog switch that operates with supply voltages from +1.8V to +5.5V. High switching speeds, 1 $\Omega$  on-resistance flatness, and low power consumption make this device ideal for audio/video, communications, and battery-operated devices. Containing two independently controllable SPDT switches in a single 10-pin µMAX package, the MAX4636 uses little board space, and its low power consumption ensures minimal impact on your power budget. The analog signal range extends to the supply rails

#### B. Absolute Maximum Ratings

ltem	Rating
V+, IN_ to GND,	-0.3V to +6V
NO_, NC_, COM_ to GND (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current Into Any Terminal	±30mA
Peak Current into NO_, NC_ to COM_	
(pulsed at 1ms, 10% duty cycle max)	±100mA
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Continuous Power Dissipation (TA = +70°C)	
10-Lead uMAX	330mW
Derates above +70°C	
10-Lead uMAX	4.7mW/°C

### II. Manufacturing Information

III.

IV.

	A.	Description/Function:	Fast, Low Voltage, Dual $4\Omega$ SPDT CMOS Analog Switch
	B.	Process:	TC05
	C.	Number of Device Transistors:	239
	D.	Fabrication Location:	Taiwan, USA
	E.	Assembly Location:	Malaysia or Phillipines
	F.	Date of Initial Production:	April, 2000
Packaging Information			
	A.	Package Type:	10-Lead uMAX
	В.	Lead Frame:	Copper
	C.	Lead Finish:	Solder Plate
	D.	Die Attach:	Silver-filled Epoxy
	E.	Bondwire:	Gold (1 mil dia.)
	F.	Mold Material:	Epoxy with silica filler
	G.	Assembly Diagram:	Buildsheet # 05-1201-0171
	H.	Flammability Rating:	Class UL94-V0
	I.	Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1
Die	Inf	ormation	
	A.	Dimensions:	54 x 52 mils
	В.	Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
	C.	Interconnect:	Al/Si/Cu (Aluminum/ Silicon/ Copper)
	D.	Backside Metallization:	None
	E.	Minimum Metal Width:	Metal 1: 0.6 microns; Metal 2: 0.7 microns (as drawn)
	F.	Minimum Metal Spacing:	Metal 1: 0.6 microns; Metal 2: 0.7 microns (as drawn)
	G.	Bondpad Dimensions:	5 mil. Sq.
	Н.	Isolation Dielectric:	SiO <sub>2</sub>
	I. I	Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Reliability Lab Manager) Bryan Preeshl (Executive Director of QA) Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 160 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$  Thermal acceleration factor assuming a 0.8eV activation energy  $\lambda = 6.79 \text{ x } 10^{-9} \qquad \lambda = 6.79 \text{ F.I.T.} \text{ (60\% confidence level @ 25°C)}$ 

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. The Burn-In Schematic #06-5596 shows the static circuit used for this test Maxim performs failure analysis on lots exceeding this level. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

#### C. E.S.D. and Latch-Up Testing

The AH40 die type has been found to have all pins able to withstand a transient pulse of  $\pm 200V$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA and/or  $\pm 20V$ .

# Table 1 Reliability Evaluation Test Results

## MAX4636EUB

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)			
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	160	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical St	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots. Note 2: Generic Package/Process Data.

### Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

### TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 Pin combinations to be tested.
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



PKG. CDDE: U10-2 CAV./PAD SIZE: 68x94	SIGNATURES DATE Image: Confidential & proprietary   PKG. BUND DIAGRAM #: REV:   DESIGN 05-1201-0171 A	

