MAX3373EExx Rev. A

RELIABILITY REPORT

FOR

MAX3373EExx

PLASTIC ENCAPSULATED DEVICES

September 30, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

e/h

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Kull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3373E successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

The MAX3373E ±15kV ESD-protected level translator provides the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, V_{CC} and V_L , set the logic levels on either side of the device. A low-voltage logic signal present on the V_L side of the device appears as a high-voltage logic signal on the V_{CC} side of the device, and vice-versa. The MAX3373E bidirectional level translator utilizes a transmission-gate-based design (Figure 2) to allow data translation in either direction ($V_L \iff V_{CC}$) on any single data line. The MAX3373E accepts V_L from +1.2V to +5.5V and V_{CC} from +1.65V to +5.5V, making it ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX3373E features a three-state output mode that reduces supply current to less than 1µA, thermal shortcircuit protection, and \pm 15kV ESD protection on the V_{CC} side for greater protection in applications that route signals externally. The MAX3373E operates at a guaranteed data rate of 8Mbps over the entire specified operating voltage range. Within specific voltage domains, higher data rates are possible. (See *Timing Characteristics*.)

The MAX3373E is a quad level shifters available in 3 x 3 UCSP and 8-pin SOT23 packages.

B. Absolute Maximum Ratings

| ltem | Rating |
|---|-----------------------|
| All Voltages Referenced to GND | |
| VCC | -0.3V to +6V |
| I/O VCC_ | -0.3V to (VCC + 0.3V) |
| I/O VL_ | -0.3V to (VL + 0.3V) |
| THREE-STATE | -0.3V to (VL + 0.3V) |
| Short-Circuit Duration I/O VL, I/O VCC to GND | Continuous |
| Short-Circuit Duration I/O VL or I/O VCC to GND | |
| Driven from 40mA Source | Continuous |
| Operating Temperature Range | -40°C to +85°C |
| Storage Temperature Range | -65°C to +150°C |
| Lead Temperature (soldering, 10s) | +300°C |
| Continuous Power Dissipation (TA = +70°C) | |
| 8-Pin SOT23 | 714mW |
| 3 x 3 UCSP | 379mW |
| Derates above +70°C | |
| 8-Pin SOT23 | 8.9mW/°C |
| 3 x 3 UCSP | 4.7mW/°C |

II. Manufacturing Information

A. Description/Function: ±15kV ESD-Protected, 1µA, 16Mbps, Dual Low-Voltage Level Translators

| B. Process: | S8 |
|----------------------------------|-------------------------|
| C. Number of Device Transistors: | 189 |
| D. Fabrication Location: | Oregon, USA |
| E. Assembly Location: | Philippines or Malaysia |
| F. Date of Initial Production: | January, 2002 |

III. Packaging Information

| A. Package Type: | 8-Lead SOT23 | 3 x 3 UCSP |
|---|--------------------------|----------------|
| B. Lead Frame: | Copper | N/A |
| C. Lead Finish: | Solder Plate | N/A |
| D. Die Attach: | Non-Conductive Epoxy | N/A |
| E. Bondwire: | Gold (1.0 mil dia.) | N/A |
| F. Mold Material: | Epoxy with silica filler | N/A |
| G. Assembly Diagram: | # 05-2601-0082 | # 05-2601-0084 |
| H. Flammability Rating: | Class UL94-V0 | Class UL94-V0 |
| I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: | | Level 1 |

IV. Die Information

| A. Dimensions: | 64 x 32 mils |
|----------------------------|--|
| B. Passivation: | Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide) |
| C. Interconnect: | Aluminum/Copper/Silicon |
| D. Backside Metallization: | None |
| E. Minimum Metal Width: | .8 microns (as drawn) |
| F. Minimum Metal Spacing: | .8 microns (as drawn) |
| G. Bondpad Dimensions: | 5 mil. Sq. |
| H. Isolation Dielectric: | SiO ₂ |
| I. Die Separation Method: | Wafer Saw |

V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord(Manager, Reliability Operations)Bryan Preeshl(Executive Director of QA)Kenneth Huening(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 45 \text{ x } 2}$ (Chi square value for MTTF upper limit) Thermal acceleration factor assuming a 0.8eV activation energy

 $\lambda = 24.13 \times 10^{-9}$ $\lambda = 24.13$ F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. #06-5992) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The RT38-4 die type has been found to have all pins able to withstand a transient pulse of 2500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1Reliability Evaluation Test Results

MAX3373EExx

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | PACKAGE | SAMPLE SIZE | NUMBER OF FAILURES |
|----------------------|---|----------------------------------|--------------|----------------|-----------------------|
| Static Life Test | (Note 1) | | | | |
| | Ta = 135°C Biased Time = 192 hrs. | DC Parameters & functionality | | 45 | 0 |
| Moisture Testin | g (Note 2) | | | | |
| Pressure Pot | Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs. | DC Parameters & functionality | uMAX UCSP | 77 77 | 0 0 |
| 85/85 | Ta = 85°C RH = 85% Biased Time = 1000hrs. | DC Parameters & functionality | uMAX UCSP | 77 N/A | 0 N/A |
| Mechanical Stre | ess (Note 2) | | | | |
| Temperature Cycle | -65°C/150°C 1000 Cycles Method 1010 (Note 3) | DC Parameters & functionality | uMAX UCSP | 77 77 | 0 0 |

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

Note 3: UCSP Temperature Cycle performed at -40°C/125°C, 1000 Cycles, ramp rate 11°C/minute, dwell=15 minutes, One cycle/hour

Attachment #1


| | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) | | |
|----|---|---|--|--|
| 1. | All pins except V _{PS1} <u>3/</u> | All V_{PS1} pins | | |
| 2. | All input and output pins | All other input-output pins | | |


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, + V_{S} , - V_{S} , V_{REF} , etc).

- 3.4 Pin combinations to be tested.
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






USE NON-CONDUCTIVE EPOXY


NDTE: CAVITY DOWN



BONDABLE AREA

| PKG. CDDE: K8S-3 | | SIGNATURES | DATE | CONFIDENTIAL & PROPRIETARY | |
|---------------------|--------|------------|------|----------------------------|------|
| CAV./PAD SIZE: | PKG. | | | BOND DIAGRAM #: | REV: |
| 75×37 | DESIGN | | | 05-2601-0082 | A |





DOCUMENT I.D. 06-5992