

RELIABILITY REPORT FOR MAX11254ATJ+T PLASTIC ENCAPSULATED DEVICES

October 2, 2015

# **MAXIM INTEGRATED**

160 RIO ROBLES SAN JOSE, CA 95134

Approved by
Eric Wright
Quality Assurance
Reliability Engineer



#### Conclusion

The MAX11254ATJ+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

#### **Table of Contents**

- I. ......Device Description
   IV. .....Die Information

   II. ......Manufacturing Information
   V. .....Quality Assurance Information

   III. ......Packaging Information
   VI. .....Reliability Evaluation
- .....Attachments

## I. Device Description

A. General

The MAX11254 is a 6-channel, 24-bit delta-sigma ADC that achieves exceptional performance while consuming very low power. Sample rates up to 64ksps allow precision DC measurements. The MAX11254 communicates via a SPI serial interface and is available in a small (5mm x 5mm) TQFN package. The MAX11254 offers a 6.2nV/ noise programmable gain amplifier (PGA) with gain settings from 1x to 128x. The integrated PGA provides isolation of the signal inputs from the switched capacitor sampling network. The PGA also enables the MAX11254 to interface directly with high-impedance sources without compromising available dynamic range. The MAX11254 operates from a single 2.7V to 3.6V analog supply, or split  $\pm$ 1.8V analog supplies, allowing the analog input to be sampled below ground. The digital supply range is 1.7V to 2.0V or 2.0V to 3.6V, allowing communication with 1.8V, 2.5V, 3V, or 3.3V logic.

## II. Manufacturing Information



A. Description/Function:	24-Bit, 6-Channel, 64ksps, 6.2nV/ Hz PGA, Delta-Sigma ADC with SPI Interface
B. Process:	TS18
C. Number of Device Transistors:	289738
D. Fabrication Location:	Taiwan
E. Assembly Location:	Taiwan, China, Thailand
F. Date of Initial Production:	March 27, 2015

# III. Packaging Information

A. Package Type:	32-pin TQFN 5x5
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive
E. Bondwire:	Au (1 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-9000-5799
H. Flammability Rating:	Class UL94-V0
<ol> <li>Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C</li> </ol>	Level 1
J. Single Layer Theta Ja:	47°C/W
K. Single Layer Theta Jc:	1.7°C/W
L. Multi Layer Theta Ja:	29°C/W
M. Multi Layer Theta Jc:	1.7°C/W

## IV. Die Information

A. Dimensions:	117.7165X117.7165 mils
B. Passivation:	Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	0.23 microns (as drawn)
F. Minimum Metal Spacing:	0.23 microns (as drawn)
G. Bondpad Dimensions:	
H. Isolation Dielectric:	SiO <sub>2</sub>

Wafer Saw

I. Die Separation Method:



#### V. Quality Assurance Information

A. Quality Assurance Contacts:	Eric Wright (Reliability Engineering) Bryan Preeshl (Vice President of QA)
B. Outgoing Inspection Level:	<ul><li>0.1% for all electrical parameters guaranteed by the Datasheet.</li><li>0.1% for all Visual Defects.</li></ul>
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

## VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (3) is calculated as follows:

λ=	1	=	1.83	(Chi square value for MTTF upper limit)
	MTTF		192 x 4340 x 80 x 2	-
			(where 4340 = Tempera	ature Acceleration factor assuming an activation energy of 0.8eV)
	a = 13.7	x 10 <sup>-9</sup>		
	a = 13.7	F.I.T. (6	60% confidence level @	25°C)

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the TS18 Process results in a FIT Rate of 0.24 @ 25C and 4.14 @ 55C (0.8 eV, 60% UCL)

#### B. E.S.D. and Latch-Up Testing

The AZ05-0 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.



# Table 1 Reliability Evaluation Test Results

# MAX11254ATJ+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (	Note 1)				
	Ta = 135C	DC Parameters	80	0	
	Biased	& functionality			
	Time = $192 \text{ hrs.}$				

Note 1: Life Test Data may represent plastic DIP qualification lots.