

**Bidirectional Synchronous** 100V Buck/Boost Controller with Reverse Supply, Reverse Current and Fault Protection

DESCRIPTION

#### **FEATURES**

- Bidirectional Voltage or Current Regulation
- Bidirectional Reverse Current Protection
- Input and Output Negative Voltage Protection to –40V
- Bidirectional Inrush Current Limit and Boost Output Short Protection
- Switching MOSFET Short Detection and Protection
- 10V Gate Drive
- Wide Input and Output Voltage Range Up to 100V
- Feedback Voltage Tolerance: ±1.0% Over Temperature
- Bidirectional Programmable Current Regulation and Monitorina
- Extensive Self-Test, Diagnostics and Fault Reporting
- Programmable Fixed or Synchronizable Switching Frequency: 80kHz to 600kHz
- Masterless, Fault Tolerant Current Sharing
- AEC-Q100 Qualified for Automotive Applications

### **APPLICATIONS**


- Dual Battery Automotive and Industrial Systems
- High Power System Backup and Supply Stabilization
- "N+1" Redundant, High Reliability Power Supplies
- Power Interrupt Protection System

The LT<sup>®</sup>8228 is a 100V bidirectional constant-current or constant-voltage synchronous buck or boost controller with independent compensation network. The direction of the power flow is automatically determined by the LT8228 or externally controlled. The input and output protection MOSFETs protect against negative voltages, control inrush currents and provide isolation between terminals under fault conditions such as switching MOSFET shorts. In buck mode, the protection MOSFETs at the V1 terminal prevents reverse current. In boost mode, the same MOSFETs regulate the output inrush current and protects itself with an adjustable timer circuit breaker.

The LT8228 offers bidirectional input and output current limit as well as independent current monitoring. Masterless, fault tolerant current sharing allows any LT8228 in parallel to be added or subtracted while maintaining current sharing accuracy. Internal and external fault diagnostics and reporting are available via the FAULT and REPORT pins. The LT8228 is available in a 38-lead TSSOP package.

All registered trademarks and trademarks are the property of their respective owners

### TYPICAL APPLICATION



**Document Feedback** 

Rev. C

### TABLE OF CONTENTS

Features	1
Applications	. 1
Typical Application	. 1
Description	
Absolute Maximum Ratings	
Order Information	
Pin Configuration	
Electrical Characteristics	. 4
Typical Performance Characteristics	
Buck Efficiency and Operation	
Typical Performance Characteristics	
Boost Efficiency and Operation	
ENABLE, Supply Current and V <sub>CC</sub>	13
SS Current, Frequency, Thresholds and Driver	. 15
Protection MOSFET Controller	
Pin Functions	
Block Diagram	
Operation	
Overview	. 24
Buck Mode Operation	
Boost Mode Operation	.25
V <sub>1</sub> Protection MOSFET Controller Operation	.26
V <sub>2</sub> Protection MOSFET Controller Operation	
Mode of Operation (DRXN)	
Enable and Soft-Start (Enable and SS)	
Paralleling Multiple Controllers (ISHARE	
and IGND)	. 30
BIAS Supply and V <sub>CC</sub> Regulators	. 31
Strong Gate Drivers	
Frequency Selection, Spread Spectrum and Phase	-
Locked Loop (RT and SYNC)	
FAULT Monitoring and REPORT Feature	. 32
Applications Information	. 33
Introduction	
Programming the Switching Frequency	.33
Inductor Selection	.34
R <sub>SNS2</sub> and R <sub>IN2</sub> Selection for Peak Inductor	
Current	.35


R <sub>SET2P</sub> Selection for V <sub>2</sub> Output Current Limit (Buck Mode)	36
R <sub>SET2N</sub> Selection for V <sub>2</sub> Input Current	
Limit (Boost Mode)	
R <sub>MON2</sub> Selection for V <sub>2</sub> Current Monitoring	
R <sub>SNS1</sub> and R <sub>IN1</sub> Selection	38
$R_{SET1P}$ Selection for V <sub>1</sub> Input Current	~~
Limit (Buck Mode)	39
R <sub>SET1N</sub> Selection for V <sub>1</sub> Output Current	4.0
Limit (Boost Mode)	40
$R_{MON1}$ Selection for V <sub>1</sub> Current Monitoring	41
Output Voltage, Input Undervoltage and Output	
Overvoltage Programming	41
Power MOSFET Selection and Efficiency	
Considerations	
Optional Schottky Diode (D2 and D3) Selection	
Top MOSFET Driver Supply (C <sub>BST</sub> , D <sub>BST</sub> )	
Power Path Capacitor Selection	
Loop Compensation	48 40
Inrush Current Control	
Boost Output Short Protection and Timer	
FAULT Conditions Soft-Start	
REPORT Feature	
Paralleling Multiple LT8228s	
BIAS, DRV <sub>CC</sub> , INTV <sub>CC</sub> and Power Dissipation	
Thermal Shutdown	
Pin Clearance/Creepage Consideration	
Efficiency Considerations	
PC Board Layout Checklist	
Design Example	
Package Description	
Revision History	
Typical Application	
Related Parts	

### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

DS1, DS2 –40V to 100V	
DG1 (Note 2) DS1 -0.3V to DS1 + 15V	/
DG2 (Note 3)DS2 –0.3V to DS2 + 15V	1
ENABLE, V1D, BIAS100V	
SNS1P, SNS2P, SNS1N, SNS2N100V	/
SNS1P - SNS1N, SNS2P - SNS2N±0.3V	/
SW (Note 4)5V to 100V	
DRV <sub>CC</sub> (Note 5), BST – SW15V	
TG, BG (Note 6)	)
INTV <sub>CC</sub> (Note 7)4V	/
ISETIP, ISETIN, ISHARE INTV <sub>CC</sub>	2
ISET2P, ISET2N INTV <sub>CC</sub>	2
VC1, VC2, RT, SS, IMON1, IMON2 INTV <sub>CC</sub>	,
FB1, UV1, FB2, UV25.5V	
DRXN, SYNC, IGND, FAULT, REPORT	
Operating Junction Temperature Range	
LT8228E, I (Notes 8, 9)–40°C to 125°C	;
LT8228H (Notes 8, 9)	
Storage Temperature Range –65°C to 175°C	,

### PIN CONFIGURATION



### **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT8228EFE#PBF	LT8228EFE#TRPBF	LT8228FE	38-Lead Plastic TSSOP	-40°C to 125°C
LT8228IFE#PBF	LT8228IFE#TRPBF	LT8228FE	38-Lead Plastic TSSOP	-40°C to 125°C
LT8228HFE#PBF	LT8228HFE#TRPBF	LT8228FE	38-Lead Plastic TSSOP	-40°C to 150°C
AUTOMOTIVE PRODU	CTS**			
LT8228IFE#WPBF	LT8228IFE#WTRPBF	LT8228FE	38-Lead Plastic TSSOP	-40°C to 125°C
LT8228HFE#WPBF	LT8228HFE#WTRPBF	LT8228FE	38-Lead Plastic TSSOP	-40°C to 150°C

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

\*\*Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>1</sub>	Buck Mode Input Voltage		•	6		100	V
V <sub>2</sub>	Boost Mode Input Voltage		•	6		100	V
V <sub>BIAS</sub>	BIAS Operating Voltage Range		•	8		100	V
I <sub>QV1</sub>	DS1 Quiescent Current (Shutdown)	ENABLE = 0V, E and I Grade ENABLE = 0V, H Grade	•		10 10	55 70	μΑ μΑ
	DS1 Quiescent Current (Not Switching)	$ENABLE = 2V,  V_{UV1} = V_{UV2} = 0V$			200	350	μA
I <sub>QV2</sub>	DS2 Quiescent Current (Shutdown)	ENABLE = 0V, E and I Grade ENABLE = 0V, H grade	•		10 10	40 50	μA μA
	DS2 Quiescent Current (Not Switching)	$ENABLE = 2V,  V_{UV1} = V_{UV2} = 0V$			10	20	μA
I <sub>QBIAS</sub>	BIAS Quiescent Current (Shutdown) BIAS Quiescent Current (Not Switching)	ENABLE = 0V ENABLE = 2V, V <sub>UV1</sub> = V <sub>UV2</sub> = 0V	•		4 3.7	10 5	μA mA
I <sub>SS</sub>	Soft-Start Current (Note 10)	SS = 0V	•	9.5	10	10.5	μA
Threshold Volta	ges						
EN <sub>THRESH</sub>	ENABLE Threshold (Falling) ENABLE Hysteresis		•	1.16	1.20 100	1.24	V mV
UV <sub>V1</sub>	UV1 Voltage Threshold (Falling) UV1 Hysteresis		•	1.18	1.20 100	1.22	V mV
UV <sub>V2</sub>	UV2 Voltage Threshold (Falling) UV2 Hysteresis		•	1.18	1.20 100	1.22	V mV
0V <sub>V1</sub>	FB1 Over Voltage Threshold (Rising) FB1 Over Voltage Hysteresis		•	1.28	1.30 100	1.32	V mV
OV <sub>V2</sub>	FB2 Over Voltage Threshold (Rising) FB2 Over Voltage Hysteresis		•	1.28	1.30 100	1.32	V mV
DRXN	DRXN Logic Threshold (Rising) DRXN Logic Threshold (Falling)		•	1.05 0.75	1.10 0.80	1.15 0.85	V V
SYNC	SYNC Logic Threshold (Rising) SYNC Logic Threshold (Falling)		•	0.65	0.95 0.80	1.10	V V
ISHARETHRESH	ISHARE Disable Threshold (Rising) ISHARE Disable Hysteresis		•	2.45	2.49 0.40	2.53	V V
V <sub>CC</sub> Regulator		L					
V <sub>DRVCC</sub>	DRV <sub>CC</sub> Regulation Voltage	12V < V <sub>BIAS</sub> < 100V	•	9.7	10	10.5	V
ΔV <sub>DRVCC</sub>	DRV <sub>CC</sub> Load Regulation	I <sub>DRVCC</sub> = 0mA to 100mA			1.0	2.5	%
IDRVCCMAX	DRV <sub>CC</sub> Current Limit (Note 10)	V <sub>BIAS</sub> = 14V, V <sub>DRVCC</sub> = 8V	•	100	160		mA
DRV <sub>CCUV</sub>	DRV <sub>CC</sub> Undervoltage Threshold (Falling) DRV <sub>CC</sub> Undervoltage Hysteresis		•	6.1	6.35 300	6.6	V mV
DRV <sub>CCOV</sub>	DRV <sub>CC</sub> Overvoltage Threshold (Rising) DRV <sub>CC</sub> Overvoltage Hysteresis		•	14.6	15.1 1.0	15.6	V V
V <sub>BIAS</sub> – V <sub>DRVCC</sub>	DRV <sub>CC</sub> Dropout Voltage	V <sub>BIAS</sub> = 10V, I <sub>DRVCC</sub> = 100mA	•		1.0	3.5	V
VINTVCC	INTV <sub>CC</sub> Regulation Voltage		•	3.8	4.0	4.3	V
INTV <sub>CCUV</sub>	INTV <sub>CC</sub> Undervoltage Threshold (Falling) INTV <sub>CC</sub> Undervoltage Hysteresis		•	3.45	3.6 0.2	3.75	V V
INTV <sub>CCOV</sub>	INTV <sub>CC</sub> Overvoltage Threshold (Rising) INTV <sub>CC</sub> Overvoltage Hysteresis		•	4.50	4.7 0.5	4.85	V V

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Protection MOS	FET at V <sub>1</sub> Terminal Controller						
$\Delta V_{DG1}$	DG1 Gate Drive (DG1 – DS1)	$V_{DS1} = 6V, V_{DS2} = 0V, BIAS = 8V$ $V_{DS1} = 0V, V_{DS2} = 0V, BIAS = 8V$	•	8.0 8.0 8.0	10	12.5	V V V
I <sub>DG1UP</sub>	DG1 Pull-Up Current (Note 10)	$V_{DG1} = V_{DS1} = 48V, V_{DG2} = V_{DS2} = 14V$		7	10	13	μA
I <sub>DG1DOWN</sub>	DG1 Pull-Down Current (Note 10)	$V_{DG1} - V_{DS1} = 10V$		-110	-80	-60	mA
V <sub>1NEGATIVE</sub>	Negative DS1 Voltage Threshold for DG1 Off	$V_{DG1} = 0V, I_{DG1} = -1mA$		-2.2	-1.7		V
IREVERSEV1	DS1 Reverse Leakage Current	$V_{\text{DS1}} = -35 \text{V}$				0.6	mA
V <sub>SET1NMAX</sub>	ISET1N Boost Output Inrush limit in Boost Mode (Note 11)	$V_{DS1} = 8V, V_{DG1} - V_{DS1} = 2.5V, I_{DG1} = 0, DRXN = 0V, SS > 1.5V (Boost)$	•	1.35	1.40	1.45	V
V <sub>SNS1P,1N</sub> (RCUR)	Buck Mode Reverse Current Threshold for DG1 Off (V <sub>SNS1P,SNSN1N</sub> )	V <sub>DS2</sub> = 14V, DRXN = 2V (Buck)	•	-5.0	-3.0	-1.0	mV
V <sub>DG1UV</sub>	DG1 Undervoltage Threshold (Falling) DG1 Undervoltage Hysteresis		•	3.8	4.5 0.5	5.0	V V
Protection MOS	FET at V <sub>2</sub> Terminal Controller						
$\Delta V_{DG2}$	DG2 Gate Drive (DG2 – DS2)	$V_{DS1} = 0V, V_{DS2} = 6V, BIAS = 8V$ $V_{DS1} = 0V, V_{DS2} = 0V, BIAS = 8V$	•	8.0 8.0 8.0	10	12.5	V V V
I <sub>DG2UP</sub>	DG2 Pull-Up Current (Note 10)	$V_{DG1} = V_{DS1} = 48V, V_{DG2} = V_{DS2} = 14V$		7	10	13	μA
I <sub>DG2DOWN</sub>	DG2 Pull-Down Current (Note 10)	$V_{DG2} - V_{DS2} = 10V$		-110	-80	-60	mA
V <sub>2NEGATIVE</sub>	Negative DS2 Voltage Threshold for DG2 Off	$V_{DG2} = 0V, I_{DG2} = -1mA$		-2.2	-1.7		V
IREVERSEV2	DS2 Reverse Leakage Current	$V_{DS2} = -35V$				0.6	mA
V <sub>DG2UV</sub>	DG2 Undervoltage Threshold (Falling) DG2 Undervoltage Hysteresis		•	3.8	4.4 0.5	5.0	V V
Current Sense A	Amplifiers (Note 12)						
I <sub>B1</sub>	SNS1P, SNS1N Bias Current	$2.5V < V_{CM1} < 100V$ $V_{CM1} = 0V$	•	-105 35	-90 50	-70 70	μA μA
I <sub>ISET1P</sub>	ISET1P Output Current 2.5V < V <sub>CM1</sub> < 100V	$ \begin{array}{l} V_{RSNS1} = 1mV \\ V_{RSNS1} = 25mV \\ V_{RSNS1} = 50mV \\ V_{RSNS1} = 80mV \end{array} $	•	0.0 24.0 48.5 78.0	1.0 25.0 50.0 80.0	2.2 26.0 51.5 82.0	μΑ μΑ μΑ
I <sub>ISET1N</sub>	ISET1N Output Current 2.5V < V <sub>CM1</sub> < 100V	$V_{RSNS1} = -1mV$ $V_{RSNS1} = -25mV$ $V_{RSNS1} = -50mV$ $V_{RSNS1} = -80mV$	••••	0.0 24.0 48.5 78.0	1.0 25.0 50.0 80.0	2.2 26.0 51.5 82.0	μΑ μΑ μΑ
I <sub>IMON1</sub>	IMON1 Output Current 2.5V < V <sub>CM1</sub> < 100V	$\begin{array}{l} V_{RSNS1} = -80mV \\ V_{RSNS1} = -50mV \\ V_{RSNS1} = -25mV \\ V_{RSNS1} = -1mV \\ V_{RSNS1} = 1mV \\ V_{RSNS1} = 25mV \\ V_{RSNS1} = 50mV \\ V_{RSNS1} = 80mV \end{array}$		78.0 48.5 24.0 0.0 24.0 48.5 78.0	80 50.0 25.0 1.0 1.0 25.0 50.0 80.0	82.0 51.5 26.0 2.2 2.2 26.0 51.5 82.0	Αμ μΑ μΑ μΑ μΑ μΑ μΑ
I <sub>ISET1P</sub> , I <sub>ISET1N</sub> , I <sub>MON1</sub>	Output Current, V <sub>CM1</sub> < 2.5V	V <sub>RSNS1</sub>   = 1mV  V <sub>RSNS1</sub>   = 25mV  V <sub>RSNS1</sub>   = 50mV  V <sub>RSNS1</sub>   = 80mV	•	0.0 22.5 47.5 76.0	1.0 25.0 50.0 80.0	3.0 27.5 52.5 84.0	μΑ μΑ μΑ μΑ

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
I <sub>B2</sub>	SNS2P, SNS2N Bias Current	2.5V < V <sub>CM2</sub> < 100V V <sub>CM2</sub> = 0V	•	-105 35	-90 50	-70 70	μA μA
I <sub>ISET2P</sub>	ISET2P Output Current 2.5V < V <sub>CM2</sub> < 100V	V <sub>RSNS2</sub> = 1mV V <sub>RSNS2</sub> = 25mV V <sub>RSNS2</sub> = 50mV V <sub>RSNS2</sub> = 80mV	•	0.0 24.0 48.5 78.0	1.0 25.0 50.0 80.0	2.2 26.0 51.5 82.0	μΑ μΑ μΑ
I <sub>ISET2N</sub>	ISET2N Output Current 2.5V < V <sub>CM2</sub> < 100V	$ \begin{array}{l} V_{RSNS2} = -1mV \\ V_{RSNS2} = -25mV \\ V_{RSNS2} = -50mV \\ V_{RSNS2} = -80mV \end{array} $	• • •	0.0 24.0 48.5 78.0	1.0 25.0 50.0 80.0	2.2 26.0 51.5 82.0	μΑ μΑ μΑ
I <sub>IMON2</sub>	IMON2 Output Current 2.5V < V <sub>CM2</sub> < 100V	$ \begin{array}{l} V_{RSNS2} = -80mV \\ V_{RSNS2} = -50mV \\ V_{RSNS2} = -25mV \\ V_{RSNS2} = -1mV \\ V_{RSNS2} = 1mV \\ V_{RSNS2} = 25mV \\ V_{RSNS2} = 50mV \\ V_{RSNS2} = 80mV \end{array} $		78.0 48.5 24.0 0.0 0.0 24.0 48.5 78.0	80.0 50.0 25.0 1.0 1.0 25.0 50.0 80.0	82.0 51.5 26.0 2.2 2.2 26.0 51.5 82.0	Α μΑ μΑ μΑ μΑ μΑ μΑ
I <sub>ISET2P</sub> , I <sub>ISET2N</sub> , I <sub>MON2</sub> ,	Output Current, V <sub>CM1</sub> < 2.5V	$\begin{array}{l}  V_{RSNS1}  = 1mV \\  V_{RSNS1}  = 25mV \\  V_{RSNS1}  = 50mV \\  V_{RSNS1}  = 80mV \end{array}$	• • •	0.0 22.5 47.5 76.0	1.0 25.0 50.0 80.0	3.0 27.5 52.5 84.0	μΑ μΑ μΑ μΑ
I <sub>ISHARE</sub>	ISHARE Output Current, ISHARE = 0V DRXN = 0V (Boost Mode), 2.5V < V <sub>CM1</sub> < 100V	$\begin{array}{l} V_{RSNS1} = -1mV \\ V_{RSNS1} = -25mV \\ V_{RSNS1} = -50mV \\ V_{RSNS1} = -80mV \end{array}$	• • •	0.0 24.0 48.5 78.0	1.0 25.0 50.0 80.0	2.2 26.0 51.0 82.0	μΑ μΑ μΑ
	ISHARE Output Current, ISHARE = 0V DRXN = 2V (Buck Mode), 2.5V < V <sub>CM1</sub> < 100V	V <sub>RSNS2</sub> = 1mV V <sub>RSNS2</sub> = 25mV V <sub>RSNS2</sub> = 50mV V <sub>RSNS2</sub> = 80mV	• • •	0.0 24.0 48.5 78.0	1.0 25.0 50.0 80.0	2.2 26.0 51.0 82.0	μΑ μΑ μΑ
	ISHARE Output Current, ISHARE = 0V DRXN = 0V (Boost Mode), V <sub>CM1</sub> < 2.5V	$ \begin{array}{l} V_{RSNS1} = -1mV \\ V_{RSNS1} = -25mV \\ V_{RSNS1} = -50mV \\ V_{RSNS1} = -80mV \end{array} $	• • •	0.0 22.5 47.5 76.0	1.0 25.0 50.0 80.0	3.0 27.5 52.5 84.0	μΑ μΑ μΑ
	ISHARE Output Current, ISHARE = 0V DRXN = 2V (Buck Mode), V <sub>CM2</sub> < 2.5V	V <sub>RSNS2</sub> = 1mV V <sub>RSNS2</sub> = 25mV V <sub>RSNS2</sub> = 50mV V <sub>RSNS2</sub> = 80mV	• • •	0.0 22.5 47.5 76.0	1.0 25.0 50.0 80.0	3.0 27.5 52.5 84.0	μΑ μΑ μΑ
Buck Voltage a	nd Current Regulation						
V <sub>FB2</sub>	FB2 Regulation Voltage (Note 13)			1.198	1.210	1.222	V
I <sub>FB2</sub>	FB2 Pin Bias Current		•		10	50	nA
g <sub>mFB1</sub>	V <sub>2</sub> Error Amplifier Transconductance				0.8		ms
V <sub>ISET1P</sub>	ISET1P Regulation Voltage (Note 14)		•	1.198	1.210	1.222	V
<b>g</b> mISET1P	ISET1P Error Amplifier Transconductance				0.8		ms
V <sub>ISET2P</sub>	ISET2P Regulation Voltage (Note 14)		•	1.198	1.210	1.222	V
g <sub>mISET2P</sub>	ISET2P Error Amplifier Transconductance				0.8		ms
R <sub>VC2</sub>	VC2 Output Impedance				1000		kΩ
ΔI <sub>SET1P</sub>	Buck Mode Input Current (ISET1P) Regulation Error (Note 15)	$R_{SNS1} = 5\Omega$ , $R_{SET1P} = 24.3k$ , $V_{CM1} = 48V$ , DRXN = 2V (Buck Mode)	•		0	±2.5	%

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
ΔI <sub>SET2P</sub>	Buck Mode Output Current (ISET2P) Regulation Error (Note 15)	$\label{eq:RSNS2} \begin{array}{l} R_{SNS2} = 5\Omega, \ R_{SET2P} = 24.3 \text{k}, \ V_{CM2} = 14 \text{V}, \\ DRXN = 2 \text{V} \ (Buck Mode) \end{array}$	•		0	±2.5	%
ΔI <sub>SHAREBUCK</sub>	Buck Mode Output Current Sharing Error (Note 16)	$\label{eq:RSNS2} \begin{array}{l} R_{SNS2} = 5\Omega, \ R_{SET2P} = 24.3 \text{K}, \ V_{CM2} = 14 \text{V}, \\ DRXN = 2 \text{V} \ (Buck Mode), \ I_{SHARE} = 0.605 \text{V} \end{array}$	•		0	±4	%
Boost Voltage a	nd Current Regulation						
V <sub>FB1</sub>	FB1 Regulation Voltage (Note 13)			1.198	1.210	1.222	V
I <sub>FB1</sub>	FB1 Pin Bias Current		•		10	50	nA
9mFB1	V1 Error Amplifier Transconductance				0.8		ms
V <sub>ISET1N</sub>	ISET1N Regulation Voltage (Note 14)		•	1.198	1.210	1.222	V
<b>g</b> mISET1N	ISET1N Error Amplifier Transconductance				0.8		ms
V <sub>ISET2N</sub>	ISET2N Regulation Voltage (Note 14)		•	1.198	1.210	1.222	V
<b>g</b> mISET2N	ISET2N Error Amplifier Transconductance				0.8		ms
R <sub>VC1</sub>	VC1 Output Impedance				1000		kΩ
$\Delta I_{SET1N}$	Boost Mode Output Current (ISET1N) Regulation Error (Note 15)	$\label{eq:RSNS1} \begin{array}{l} R_{SNS1} = 5\Omega, \ R_{SET1N} = 24.3k, \ V_{CM1} = 48V, \\ DRXN = 2V \ (Buck Mode) \end{array}$	•		0	±2.5	%
ΔI <sub>SET2N</sub>	Boost Mode Input Current (ISET2N) Regulation Error (Note 15)	$R_{SNS2} = 5\Omega$ , $R_{SET2N} = 24.3k$ , $V_{CM2} = 14V$ , DRXN = 2V (Buck Mode)	•		0	±2.5	%
ΔI <sub>SHAREBOOST</sub>	Boost Mode Output Current Sharing Error (Note 16)	$\label{eq:RSNS1} \begin{array}{l} R_{SNS1} = 5\Omega,  R_{SET1N} = 24.3k,  V_{CM1} = 14V, \\ DRXN = 2V \; (Buck Mode),  IS_{HARE} = 0.605V \end{array}$	•		0	±4	%
Switching MOS	FET Driver			I			
RTG	Pull-Up On-Resistance Pull-Down On-Resistance				2.5 1.0		Ω Ω
RBG	Pull-Up On-Resistance Pull-Down On-Resistance				2.5 1.0		Ω Ω
t <sub>RTG</sub>	TG Rise Time	C <sub>LOAD</sub> = 6800pF (10% to 90%)			50		ns
t <sub>FTG</sub>	TG Fall Time	C <sub>LOAD</sub> = 6800pF (10% to 90%)			20		ns
t <sub>RBG</sub>	BG Rise Time	C <sub>LOAD</sub> = 6800pF (10% to 90%)			50		ns
t <sub>FBG</sub>	BG Fall Time	C <sub>LOAD</sub> = 6800pF (10% to 90%)			20		ns
t <sub>DTGBG</sub>	TG Off to BG On Delay	C <sub>LOAD</sub> = 6800pF Each Driver (50% to 50%)			50		ns
t <sub>DBGTG</sub>	BG Off to TG On Delay	C <sub>LOAD</sub> = 6800pF Each Driver (50% to 50%)			50		ns
tonbuck	Min TG On-Time in Buck Mode	DRXN = 2V			150		ns
t <sub>ONBOOST</sub>	Min BG On-Time in Boost Mode	DRXN = 0V			150		ns
t <sub>OFFBOOST</sub>	Min BG Off-Time in Boost Mode	DRXN = 0V			200		ns
t <sub>DTGBG,V1D = 48V</sub>	TG Off to BG On Delay, V <sub>1D</sub> = 48V (Note 17)				60		ns
t <sub>DTGBG,V1D</sub> =100V	TG Off to BG On Delay, $V_{1D} = 100V$ (Note 17)				60		ns
PLL and Oscilla	tor						
f <sub>PROG</sub>	Programmable Frequency	R <sub>RT</sub> = 124k R <sub>RT</sub> = 100k R <sub>RT</sub> = 14k	•	75 95 540	80 100 600	85 105 660	kHz kHz kHz
f <sub>SYNC</sub>	Synchronizable Frequency		•	82		700	kHz
f <sub>SPSC,MAX</sub>	Spread Spectrum Maximum Frequency	R <sub>BT</sub> = 100k, f <sub>PROG</sub> = 100kHz	•		130	145	kHz
fspsc,min	Spread Spectrum Maximum Frequency	$R_{\text{BT}} = 100\text{k}, f_{\text{PROG}} = 100\text{kHz}$	•	65	80	-	kHz

#### **ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_A = 25^{\circ}$ C. DS1 = V1D = 48V, DS2 = BIAS = 14V,  $R_{IN1} = 1$ k,  $R_{IN2} = 1$ k, and ISHARE = INTV<sub>CC</sub> unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Logic			<b>i</b>				
VFAULT	FAULT Low Voltage	I <sub>FAULT</sub> = 2mA (Fault Condition)	•		0.2	0.35	V
ILKGFAULT	FAULT Pin Leakage Current		•			1	μA
VREPORT	REPORT Low Voltage	I <sub>REPORT</sub> = 2mA	•		0.2	0.35	V
ILKGREPORT	REPORT Pin Leakage Current		•			1	μA
I <sub>PULLDRXN</sub>	DRXN Pin Pull-Down Current (Boost Mode)	UV1 = 0V	•		100	120	μA
ILKGDRXN	DRXN Pin Leakage Current (Buck Mode)		•			1	μA
R <sub>IGND</sub>	IGND Pin Resistance to GND (Sharing Enabled)		•		120	200	Ω

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for an extended period may affect device reliability and lifetime.

**Note 2:** An internal clamp limits the DG1 pin to a minimum of 10V above DS1. Driving this pin to voltages beyond this clamp may damage the device.

**Note 3:** An internal clamp limits the DG2 pin to a minimum of 10V above DS2. Driving this pin to voltages beyond this clamp may damage the device.

**Note 4:** Negative voltages on the SW pin are limited in an application by the body diodes of the external NMOS device M3, or parallel Schottky diodes when present. The SW pin is tolerant to these negative voltages in excess of one diode drop below ground down to –5V, guaranteed by design.

Note 5: No external loading is allowed on this pin other than for charging the boost capacitor,  $C_{BST}$ .

**Note 6:** Do not apply a voltage or current sources to these pins. They must be connected to capacitive loads only, otherwise permanent damage may occur.

**Note 7:** INTV<sub>CC</sub> cannot be externally driven. No external loading is allowed on this pin other than connecting to the ISHARE pin and the pull-up resistor for DRXN whose value should not be less than 50k.

**Note 8:** The LT8228 is tested and specified under pulse load conditions such that  $T_J \cong T_A$ . The LT8228E is 100% production tested at  $T_A = 25^{\circ}$ C and performance is guaranteed from 0°C to 125°C. Performance at -40°C to 125°C is assured by design, characterization and correlation with statistical process controls. The LT8228I is guaranteed over the full -40°C to 125°C operating junction temperature range. The LT8228H is guaranteed over the full -40°C to 150°C operating junction temperature range.

**Note 9:** The LT8228 includes over-temperature protection that is intended to protect the device during overload conditions. When the junction temperature exceeds 150°C, overtemperature protection is activated. Continuous operation above the specified maximum operating junction temperature may impair device reliability or permanently damage the device.

Note 10: Current convention. Positive current is defined as current flowing out of the pin.

**Note 11:** There is a direct conduction path from V<sub>2</sub> to V<sub>1D</sub> through V<sub>2</sub> protection MOSFET M4 and the body diode of TG MOSFET M2. In Boost mode, this specification limits the current into V<sub>1</sub> from V1D through DG1.

**Note 12:**  $I_{B1}$  is defined as the average of the input bias current to the SNS1P and SNS1N pins. Likewise,  $I_{B2}$  is defined as the average of the input bias current to the SNS2P and SNS2N pins. The LT8228 is tested and specified for these conditions with the voltages at the SNS1P, SNS1N, SNS2P and SNS2N pins applied through 1k input gain resistors.  $V_{RSNS1}$  represents the voltage between the input gain resistors for the SNS1P and SNS1N pins. Likewise,  $V_{RSNS2}$  represents the voltage between the input gain resistors for the SNS1P and SNS1N pins. Likewise,  $V_{RSNS2}$  represents the voltage between the input gain resistors for the SNS2P and SNS2N pins.  $V_{CM1}$  and  $V_{CM2}$  are the common mode voltages at the input gain resistors  $R_{IN1}$  and  $R_{IN2}$ .

**Note 13:** The LT8228 is tested in a feedback loop that servos the output of the error amplifier, VC, to the internal reference voltage by tying the FB pin to the VC pin with all ISET pins tied to ground.

**Note 14:** The LT8228 is tested in a feedback loop that servos the output of the error amplifier VC to the internal reference voltage by tying the ISET pin under test to the VC pin with the FB and other ISET pins tied to ground. **Note 15:** Current regulation error is the difference between the measured current through the sense resistor and the programmed current set by: (1) the sense resistor  $R_{SNS}$ , (2) the input gain resistors  $R_{IN}$  and (3) the

ISET resistor R<sub>SNS</sub>. (2) the input gain resistors  $R_{N}$  and (3) the ISET resistor  $R_{SET}$ . The LT8228 is tested in a feedback loop that regulates a current through  $R_{SNS}$  by tying the VC pin to the gate of a grounded N-channel MOSFET whose drain is connected to  $R_{SNS}$ . The error due to the SNS pin bias current across  $R_{SNS}$  is subtracted from this specification. This specification is tested with no ripple voltage on  $R_{SNS}$ .

**Note 16:** Current sharing error is the difference between the current through the sense resistor  $R_{SNS}$  and the average current defined by the ISHARE pin. The voltage on ISHARE represents the average ISHARE currents of multiple ideal LT8228s in parallel. The LT8228 is tested in a feedback loop that regulates a current through  $R_{SNS}$  by tying the VC pin to the gate of a grounded N-channel MOSFET whose drain is connected to  $R_{SNS}$ . The current sharing loop servos the ISET1N pin voltage in boost mode or the ISET2P pin voltage in buck mode to the ISHARE pin voltage of 600mV. The error due to the SNS pin bias current across  $R_{SNS}$  is subtracted from this specification. This specification is tested with no ripple voltage on  $R_{SNS}$ .

**Note 17:** Rise and fall times are measured using 10% and 90% levels. Delay times are measured using 50% levels. Rise and fall times are assured by design, characterization and correlation with statistical process controls.

### TYPICAL PERFORMANCE CHARACTERISTICS T<sub>A</sub>=


#### $T_A = 25^{\circ}C$ , unless otherwise noted.


#### **BUCK EFFICIENCY AND OPERATION**


V<sub>2</sub> 10V/DIV

20A/DIV

۱L







Rev. C

8228 G09

I<sub>L</sub> 20A/DIV

ISET2P


1V/DIV


8228 G07


2ms/DIV


### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.


#### **BUCK EFFICIENCY AND OPERATION**













Reverse Battery Insertion at V<sub>2</sub> (LT8228 Disabled)




## Reverse Battery Insertion at $V_{\rm 2}$ in Regulation


100us/DIV

8228 G12






Multiphase Operation (Buck) Phase Turn-Off





### TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$


#### $T_A = 25^{\circ}C$ , unless otherwise noted.

#### **BOOST EFFICIENCY AND OPERATION**













Output Short (Boost, Start-Up)














ERROR (%)

### TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$ , unless otherwise noted.

(Boost)

SW 25V/DIV

IL 60A/DIV


10V/DIV


V<sub>2</sub> 10V/DIV

20

DG2

#### **BOOST EFFICIENCY AND OPERATION**







#### **Multiphase Operation Boost** Phase Turn-Off

**BG MOSFET Short in Regulation** 


100µs/DIV





100µs/DIV

#### Auto DRXN: Buck to Boost Transition (Output Overvoltage)



SW

25V/DIV


60A/DIV


V<sub>2</sub> 10V/DIV

DG2 10V/DIV


### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.

#### **BOOST EFFICIENCY AND OPERATION**






#### ENABLE, SUPPLY CURRENT AND V<sub>CC</sub>




### TYPICAL PERFORMANCE CHARACTERISTICS T<sub>A</sub> = 25

 $T_A = 25^{\circ}C$ , unless otherwise noted.




### TYPICAL PERFORMANCE CHARACTERISTICS

#### SS CURRENT, FREQUENCY, THRESHOLDS AND DRIVER



C) 8228 G49

#### **PROTECTION MOSFET CONTROLLER**




BG Pull-Up/Down Resistance vs Temperature 4 R<sub>PULL-DOWN</sub> R<sub>PULL\_UP</sub> 3 2 1 0 -25 -50 0 25 50 75 100 125 150 TEMPERATURE (°C)

RESISTANCE (Ω)


 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### DG1/DG2 Turn-Off Delay vs Capacitance

8228 650



C<sub>DG</sub> (nF)
DG1 Retry Duty Cycle vs



8228 G53

**SNS1P, SNS1N (Pins 1, 2):** Positive and Negative Input Terminals of the V<sub>1</sub> Bidirectional Current Sense Amplifier (CSA1 in the Block Diagram section). The pins allow current monitoring and regulation of the V<sub>1</sub> input current in buck mode and V<sub>1</sub> output current in boost mode. Current sense polarity is positive for current flowing out of V<sub>1</sub> into V<sub>2</sub>. Place input gain resistors R<sub>IN1</sub> between the current sense resistor R<sub>SNS1</sub> and these pins. Typical bias current into these pins is 90µA for common mode voltage above 2.5V. As common mode voltage decreases below 2.5V, bias current decreases and reverses direction. Refer to the curve of I<sub>B1</sub> over V<sub>CM1</sub> in the Typical Performance Characteristics section.

CSA1 is connected in a negative feedback loop to make SNS1N and SNS1P pin voltages equal. The voltage across the current sense resistor and the input gain resistors generates a difference in current flowing into the SNS1N and SNS1P pins,  $I_{SNS1N}$  and  $I_{SNS1P}$ . The current flowing through  $R_{SNS1}$ ,  $I_{SNS1}$ , includes the  $V_1$  current, the input bias current of CSA1's negative feedback terminal and the differential current given by Equation 1.

$$I_{SNS1N} - I_{SNS1P} = \frac{I_{SNS1} \bullet R_{SNS1}}{R_{IN1}}$$
(1)

In buck mode, this current difference is generated out of the ISET1P and IMON1 pins. In boost mode, it is generated out of the ISET1N, ISHARE and IMON1 pins. Limit the difference between SNS1N and SNS1P pin currents to  $\pm 100\mu$ A by choosing the values of R<sub>SNS1</sub> and R<sub>IN1</sub> appropriately. Refer to the R<sub>SNS1</sub> and R<sub>IN1</sub> Selection in Applications Information section for more details.

**UV1 (Pin 3):** Undervoltage Detection Input for  $V_1$ . It is a high impedance pin with the undervoltage detection threshold set at 1.2V typically. The undervoltage level is set using a resistor divider connected between  $V_1$  node and ground. If  $V_1$  needs reverse voltage protection, connect the resistor divider in series with a diode whose anode is connected to  $V_1$ . The status of the UV1 pin is reported at the REPORT pin in buck mode.

If the DRXN pin is externally set high for buck mode operation and the UV1 pin voltage falls below its threshold voltage, the FAULT and SS pins pull low and the LT8228 stops switching. If the DRXN pin is high but not externally controlled, and the UV1 pin voltage falls below the threshold voltage, the regulation mode changes from buck to boost and the DRXN pin is internally driven low. See the Operation section for more information. Tie the pin to  $INTV_{CC}$  if not used.

**FB1 (Pin 4):**  $V_{1D}$  Feedback Voltage and Overvoltage Detection Input. This pin is one of the boost mode error amplifier's (EA1 in the Block Diagram section) inverting terminals. It is a high impedance pin and senses the  $V_{1D}$  voltage through an external resistor divider network. The pin is regulated to the typical internal reference voltage of 1.21V in boost mode.

V1D overvoltage detection threshold is set at 1.3V typically. The status of  $V_{1D}$  overvoltage is reported at the REPORT pin in boost mode. If the DRXN pin is externally set low for boost mode operation and the FB1 pin voltage rises above its overvoltage threshold voltage, the FAULT pin pulls low. If the DRXN pin is low but not externally controlled, and the FB1 pin voltage rises above the overvoltage threshold voltage for a duration of 1024 switching clock cycle, the regulation mode changes from boost to buck and the DRXN pin is pulled high by the external pullup resistor. Tie the pin to ground if not used.

**IMON1 (Pin 5):**  $V_1$  Current Monitor Output. The current out of this pin is equal to the absolute voltage across the current sense resistor  $R_{SNS1}$  divided by the value of the input sense resistor  $R_{IN1}$ . This current represents  $V_1$  input current in buck mode and  $V_1$  output current in boost mode. Connecting a resistor  $R_{MON1}$ , from IMON1 to ground generates a voltage  $V_{MON1}$  for monitoring by an external ADC. The maximum dynamic range for IMON1 is 2.5V. To set  $R_{MON1}$ , first determine the maximum monitor voltage  $V_{MON1MAX}$  based on ADC input dynamic range. Next, calculate the value of  $R_{MON1}$  with Equation 2.

$$R_{MON1} = \frac{R_{IN1}}{I_{SNS1MAX} \bullet R_{SNS1}} \bullet V_{MON1MAX}$$
(2)

where I<sub>SNS1MAX</sub> is the maximum of the programmed V<sub>1</sub> output current limit I<sub>V1N(LIM)</sub> in boost mode or the programmed V<sub>1</sub> input current limit I<sub>V1P(LIM)</sub> in buck mode. A filtering capacitor can be added to read the average current at the ADC input. Refer to the R<sub>MON1</sub> Selection for V<sub>1</sub> Current Monitoring in Applications Information section Rev. C

for more detail on resistor and capacitor selection. Tie the pin to ground if not used.

**ISET1N (Pin 6):** Boost Mode Output Current Limit Programming. This pin sets the V<sub>1</sub> output current limit in boost mode by connecting a resistor  $R_{SET1N}$  from ISET1N to ground. The pin outputs a current equal to the negative voltage across the current sense resistor  $R_{SNS1}$  divided by the value of the input sense resistor  $R_{IN1}$ . The voltage at ISET1N is regulated to the lower of the SS pin voltage and the typical internal reference voltage of 1.21V. Calculate the value of  $R_{SET1N}$  with Equation 3.

$$R_{\text{ISET1N}} = \frac{R_{\text{IN1}}}{R_{\text{SNS1}} \bullet I_{\text{V1N(LIM)}}} \bullet 1.21 \text{V}$$
(3)

where  $I_{V1N\left(LIM\right)}$  is the maximum programmed  $V_1$  output current limit in boost mode.

In boost mode, at start-up when V<sub>1</sub> is lower than V<sub>2</sub> or V<sub>1</sub> is shorted to GND, the output current cannot be limited by the boost regulation loop. Under such conditions, the LT8228 controls the output current by controlling M1, the V<sub>1</sub> protection MOSFET. The LT8228 controls DG1, the gate of M1 by regulating ISET1N to 1.4V.

Current at this pin is discontinuous during switching. Connect a filtering capacitor at this pin to regulate the average current limit. The value of the filtering capacitor affects the current regulation loop stability. Refer to the  $R_{SET1N}$  Selection for V<sub>1</sub> Output Current Limit (Boost Mode) in Applications Information section for resistor and capacitor selection. Tie the pin to ground if not used.

**ISET2N (Pin 7):** Boost Mode Input Current Limit Programming. This pin sets the V<sub>2</sub> input current limit in boost mode by connecting a resistor  $R_{SET2N}$  from ISET2N to ground. The pin outputs a current equal to the negative voltage across the current sense resistor  $R_{SNS2}$  divided by the value of the input sense resistor  $R_{IN2}$ . The voltage at ISET2N is regulated to the lower of the SS pin voltage and the typical internal reference voltage of 1.21V. Calculate the value of  $R_{SET2N}$  with Equation 4.

$$R_{ISET2N} = \frac{R_{IN2}}{R_{SNS2} \bullet I_{V2N(LIM)}} \bullet 1.21V$$
(4)

where  $I_{V2N(LIM)}$  is the maximum programmed  $V_2$  input current limit in boost mode. Connect a filtering capacitor at this pin to regulate the average current limit. The value of the filtering capacitor affects the current regulation loop stability. Refer to the  $R_{SET2N}$  Selection for V2 Input Current Limit (Boost Mode) in Applications Information section for resistor and capacitor selection. Tie the pin to ground if not used.

**VC1 (Pin 8):** Boost Mode Error Amplifier (EA1 in the Block Diagram section) Compensation. VC1 is the compensation pin for boost mode regulation of the  $V_{1D}$  voltage, the  $V_1$  output current and the  $V_2$  input current. EA1 servos the higher of the FB1, ISET1N and ISET2N pin voltages to the typical internal reference voltage of 1.21V. If the SS pin voltage is lower than the typical internal reference of 1.21V, EA1 regulates the current programming pins ISET1N and ISET2N voltages to the SS pin voltage. Leave the pin open if not used.

**SS (Pin 9):** Soft-Start Input. The LT8228 limits all the ISET pin voltages to the SS pin voltage when the pin voltage is lower than the typical internal reference voltage of 1.21V. Connect a soft-start capacitor  $C_{SS}$  between the SS pin and ground. When the LT8228 is disabled, or a fault is detected (refer to the Soft-Start in Applications Information section for all the fault conditions), the SS pin is actively pulled low by an internal MOSFET to reset the soft-start. Select  $C_{SS}$  for a soft-start time  $t_{SS}$  according to Equation 5.

$$C_{SS} = \frac{10\mu A}{1.21V} \cdot \frac{1}{t_{SS}}$$
(5)

Leave the pin open if not used.

**VC2 (Pin 10):** Buck Mode Error Amplifier (EA2 in the Block Diagram section) Compensation. VC2 is the compensation pin for buck mode regulation of the  $V_{2D}$  voltage, the  $V_2$  output current and the  $V_1$  input current. EA2 servos the higher of the FB2, ISET1P and ISET2P pin voltages to the typical internal reference voltage of 1.21V. If the SS pin voltage is lower than the typical internal reference of 1.21V, EA2 regulates the current programming pins

ISET1P and ISET2P voltages to the SS pin voltage. Leave the pin open if not used.

**ISET1P (Pin 11):** Buck Mode Input Current Limit Programming. This pin sets the V<sub>1</sub> input current limit in buck mode by connecting a resistor  $R_{SET1P}$  from ISET1P to ground. The pin outputs a current equal to the positive voltage across the current sense resistor  $R_{SNS1}$  divided by the value of the input sense resistor  $R_{IN1}$ . The voltage at ISET1P is regulated to the lower of the SS pin voltage and the typical internal reference voltage of 1.21V. Calculate the value of  $R_{SET1P}$  with Equation 6.

$$R_{ISET1P} = \frac{R_{IN1}}{R_{SNS1} \bullet I_{V1P(LIM)}} \bullet 1.21V$$
(6)

where  $I_{V1P(LIM)}$  is the maximum programmed  $V_1$  input current limit in buck mode. Connect a filtering capacitor at this pin to regulate the average current limit. The value of the filtering capacitor affects the current regulation loop stability. Refer to the  $R_{SET1P}$  Selection for  $V_1$  Input Current Limit (Buck Mode) in Applications Information section for resistor and capacitor selection. Tie the pin to ground if not used.

**ISET2P (Pin 12):** Buck Mode Output Current Limit Programming. This pin sets the V<sub>2</sub> output current limit in buck mode by connecting a resistor  $R_{SET2P}$  from ISET2P to ground. The pin outputs a current equal to the positive voltage across the current sense resistor  $R_{SNS2}$  divided by the value of the input sense resistor  $R_{IN2}$ . The voltage at ISET2P is regulated to the lower of the SS pin voltage and the typical internal reference voltage of 1.21V. Calculate the value of  $R_{SET2P}$  with Equation 7.

$$R_{ISET2P} = \frac{R_{IN2}}{R_{SNS2} \bullet I_{V2P(LIM)}} \bullet 1.21V$$
(7)

where  $I_{V2P(LIM)}$  is the maximum programmed  $V_2$  output current limit in buck mode. Connect a filtering capacitor at this pin to regulate the average current limit. The value of the filtering capacitor affects the current regulation loop stability. Refer to the R<sub>SET2P</sub> Selection for V<sub>2</sub> Output Current Limit (Buck Mode) in Applications Information section for resistor and capacitor selection. Tie the pin to ground if not used.

**IMON2 (Pins 13):** V<sub>2</sub> Current Monitor Output. The current out of this pin is equal to the absolute voltage across the current sense resistor  $R_{SNS2}$  divided by the value of the input sense resistor  $R_{IN2}$ . This current represents V<sub>2</sub> input current in boost mode and V<sub>2</sub> output current in buck mode. Connecting a resistor  $R_{MON2}$ , from IMON2 to ground generates a voltage  $V_{MON2}$  for monitoring by an external ADC. The maximum dynamic range for IMON2 is 2.5V. To set  $R_{MON2}$ , first determine the maximum monitor voltage  $V_{MON2MAX}$  based on ADC input dynamic range. Next, calculate the value of  $R_{MON2}$  with Equation 8.

$$R_{MON2} = \frac{R_{IN2}}{I_{SNS2MAX} \bullet R_{SNS2}} \bullet V_{MON2MAX}$$
(8)

where  $I_{SNS2MAX}$  is the maximum of the  $I_{V2N(LIM)}$ , programmed  $V_2$  input current limit in boost mode or  $I_{V2P(LIM)}$ , the programmed  $V_2$  output current limit in buck mode. A filtering capacitor can be added to read the average current at the ADC input. Refer to the  $R_{MON2}$  Selection for  $V_2$  Current Monitoring in Applications Information section for more detail on resistor and capacitor selection. Tie the pin to ground if not used.

**FB2 (Pin 14):**  $V_{2D}$  Feedback Voltage and Overvoltage Detection Input. This pin is one of the buck mode error amplifier's (EA2 in the Block Diagram section) inverting terminals. It is a high impedance pin and senses the  $V_{2D}$  voltage through an external resistor divider network. The pin is regulated to the typical internal reference voltage of 1.21V in buck mode.

V2D overvoltage detection threshold is set at 1.3V typically. The status of  $V_{2D}$  overvoltage is reported at the REPORT pin in boost mode. If the DRXN pin is externally set high for buck mode operation and the FB2 pin voltage rises above its overvoltage threshold voltage, the FAULT pin pulls low. If the DRXN pin is high but not externally controlled, and the FB2 pin voltage rises above the overvoltage threshold voltage for a duration of 1024 switching

clock cycle, the regulation mode changes from buck to boost and the DRXN pin is actively pulled-low. Tie the pin to ground if not used.

**UV2 (Pin 15):** Undervoltage Detection Input for  $V_2$ . It is a high impedance pin with the undervoltage detection threshold set at 1.2V typically. The undervoltage level is set using a resistor divider connected between  $V_2$  node and ground. If  $V_2$  needs reverse voltage protection, connect the resistor divider in series with a diode whose anode is connected to  $V_2$ . The status of the UV2 pin is reported at the REPORT pin in boost mode.

If the DRXN pin is externally set low for boost mode operation and the UV2 pin voltage falls below its threshold voltage, the FAULT and SS pin pulls low and the LT8228 stops switching. If the DRXN pin is low but not externally controlled, and the UV2 pin voltage falls below the threshold voltage, the regulation mode changes from boost to buck and the DRXN pin is pulled high by the external pullup resistor. See the Operation section for more information. Tie the pin to INTV<sub>CC</sub> if not used.

**RT (Pin 16):** Switching Frequency Set Input. Place a resistor  $R_{RT}$  from RT to ground to set the internal frequency. The range of frequency is 80kHz to 600kHz. Set the  $R_{RT}$  resistance for a fixed frequency  $f_{PROG}$  according to the  $R_{RT}$  resistance vs frequency curve in Typical Performance Characteristics section. See the Programming the Switching Frequency in Applications Information section for more details on resistor selection. Do not tie this pin to ground or leave it open.

**ISHARE (Pin 17):** Masterless Current Sharing Input for Paralleling. Together with the IGND pin, this pin allows equal output current sharing among multiple LT8228s in parallel, enabling higher total load current, better heat management and redundancy. Each LT8228 regulates to the average output current eliminating the need for a master controller. When paralleling, tie the ISHARE pins of all the LT8228s together. For each LT8228, connect a local resistor R<sub>SHARE</sub> from the ISHARE pin to its own IGND pin. In buck mode when DRXN is high, the ISHARE pin outputs a current equal to the current out of the ISET2P pin which represents V<sub>2</sub> output current. In boost mode when DRXN is low, the ISHARE pin outputs a current equal to the current out of the ISET1N pin which represents V<sub>1</sub> output current. Each LT8228 contributes this current into the common ISHARE node. When all the R<sub>SHARE</sub> resistors are equal, voltage at the ISHARE node represents the average output current. When a controller is disabled or has a fault condition, the ISHARE pin does not output any current.

In buck mode, V<sub>2</sub> output current is regulated so that ISET2P pin voltage is equal to the voltage on the ISHARE pin. To regulate each LT8228's V<sub>2</sub> output current to the average output current, make R<sub>SET2P</sub> and R<sub>SHARE</sub> equal. In boost mode, V<sub>1</sub> output current is regulated so that ISET1N pin voltage is equal to the voltage on the ISHARE pin. To regulate each LT8228's V<sub>1</sub> output current to the average output current, make R<sub>SET1N</sub> and R<sub>SHARE</sub> equal. In order to set different output current limits in buck and boost modes, R<sub>SET2P</sub> and R<sub>SET1N</sub> can be set at different values as long as the value of R<sub>SHARE</sub> is changed based on the mode of operation defined by the DRXN pin.

Connect a filtering capacitor between the ISHARE pin and ground for average current regulation. See the Paralleling Multiple LT8228s in Applications Information section for more details. Refer to the IGND pin function description for fault tolerance and redundancy design. Tie the ISHARE pin to INTV<sub>CC</sub> if not used.

**SNS2P, SNS2N (Pins 18, 19):** Positive and Negative Input Terminals of the V<sub>2</sub> Bidirectional Current Sense Amplifier (CSA2 in the Block Diagram section) for current monitoring and regulation of the input current in boost mode and output current in buck mode. Current sense polarity is positive for current flowing out of V<sub>1</sub> into V<sub>2</sub>. Place input gain resistors R<sub>IN2</sub> between the current sense resistor R<sub>SNS2</sub> and these pins. Typical bias current into these pins is 90µA for common mode voltage decreases below 2.5V. As common mode voltage decreases below 2.5V, bias current decreases and reverses direction. See the curve of I<sub>B2</sub> over V<sub>CM2</sub> in the Typical Performance Characteristics section.

CSA2 is connected in a negative feedback loop to make SNS2N and SNS2P pin voltages equal. The voltage across the current sense resistor and the input gain resistors generate a difference in current flowing into the SNS2N and SNS2P pins, ISNS2N and ISNS2P. The current flowing through  $R_{SNS2}$ , ISNS2, includes the  $V_2$  current, the input bias current of CSA2's negative feedback terminal and the differential current given by Equation 9.

$$I_{SNS2N} - I_{SNS2P} = \frac{I_{SNS2} \bullet R_{SNS2}}{R_{IN2}}$$
(9)

In buck mode, this current difference is generated out of the ISET2P, ISHARE and IMON2 pins. In boost mode, it is generated out of the ISET2N and IMON2 pins. Limit the difference between SNS2N and SNS2P pin currents to  $\pm 100\mu$ A by choosing the values of R<sub>SNS2</sub> and R<sub>IN2</sub> appropriately. Refer to the R<sub>SNS2</sub> and R<sub>IN2</sub> Selection for Peak Inductor Current in Applications Information section for more details.

**IGND (Pin 20):** Current Sharing Ground. Connect a local resistor R<sub>SHABE</sub> from the ISHARE pin to the IGND pin. When the LT8228 is enabled and the internal diagnostic routine is passed, the IGND pin connects R<sub>SHARF</sub> to ground through a 120 $\Omega$  switch. During shutdown or a faulted condition, ISHARE stops generating current and the switch at the IGND pin is opened so that no current flows through the current sharing resistor. This disconnects the R<sub>SHARF</sub> resistor from the common ISHARE node so that the ISHARE node continues to represent the average output current of the remaining active LT8228's in parallel. With this scheme, any paralleled LT8228 can be added or subtracted without affecting current sharing accuracy. The IGND pin along with the ISHARE pin provides a current sharing that is masterless as well as fault tolerant. Refer to the Paralleling Multiple LT8228s in Applications Information section for more information. Tie the pin to ground if not used.

**INTV<sub>CC</sub> (Pin 21):** Internal 4V V<sub>CC</sub> Supply. INTV<sub>CC</sub> is powered from DRV<sub>CC</sub>. Connect a minimum bypass capacitor of  $1\mu$ F from INTVC<sub>C</sub> to ground. Do not load this pin except for pulling up the DRXN and FAULT pins.

**DRXN (Pin 22):** Buck or Boost Regulation Mode Select. Pulling the pin high selects buck regulation mode and pulling the pin low selects boost regulation mode. Drive the DRXN pin with logic level input or with a pull-up resistor. Driving the DRXN pin higher than 1.1V selects buck mode and lower than 0.8V selects boost mode. The pullup resistor allows the LT8228 to auto-select the regulation mode based on the UV1, UV2, FB1 and FB2 pin voltages. The DRXN pin is high impedance when the LT8228 is in buck mode which pulls the DRXN pin high through the pull-up resistor. A 100µA pull-down is enabled when the LT8228 is in boost mode which pulls the DRXN pin low. The typical value of the pull-up resistor is 100k and should not be less than 40k when connected to INTV<sub>CC</sub> to guarantee a low logic level.

When the LT8228 is enabled and the UV1 pin voltage is higher than 1.2V, the part starts regulation in buck mode. If the UV1 pin voltage is lower than 1.2V when enabled, the LT8228 starts regulation in boost mode. If both UV1 and UV2 pin voltages are lower than 1.2V, the part is in buck mode, the FAULT and SS pins pull low and the LT8228 does not switch. If the LT8228 is in buck mode and the UV1 pin voltage drops lower than 1.2V or the FB2 pin voltage rises higher than 1.3V for 1024 switching clock cycles, the controller transitions to boost mode. When in boost mode, if the UV2 pin voltage drops lower than 1.2V or the FB1 pin voltage rises higher than 1.3V for 1024 switching clock cycles, the controller transitions to buck mode. If both the FB1 and FB2 pin voltages are higher than 1.3V for 1024 switching clock cycles, the part is in buck mode, the FAULT and SS pins pull low and the LT8228 does not switch. Anytime  $DRV_{CC}$  or  $INTV_{CC}$  pin voltages fall below their respective undervoltage threshold, the part goes to buck mode, the FAULT and SS pins pull low and the LT8228 does not switch.

When multiple LT8228s are in parallel, tie all the DRXN pins together to operate all LT8228s in the same regulation mode. Connect a single pull-up resistor between the common DRXN node and an external voltage source. If the external voltage source is not available, each LT8228

needs its own pull-up resistor in series with a diode whose anode is connected to its  $INTV_{CC}$  pin. This diode prevents unintentional boost mode selection when one or more channels are disabled. Refer to the Paralleling Multiple LT8228s in Applications Information section for more information. Do not leave this pin open.

**SYNC (Pin 23):** Synchronization or Spread Spectrum Input. Synchronize to an external clock with pulses that have duty cycles between 5% and 95% from 80kHz to 600kHz. The high level of the clock voltage needs to be above 1V and the low level needs to be below 0.5V. To enable spread spectrum of the internal frequency generator, connect this pin to  $INTV_{CC}$ . Connect this pin to ground to disable spread spectrum. Do not leave this pin open.

**FAULT (Pin 24):** Fault Status Indicator. FAULT is an opendrain logic pin which flags fault conditions (refer to the FAULT Conditions in Applications Information section for more information). When the FAULT pin asserts, the LT8228 stops switching and the SS pin pulls low. Pull-up the pin with an LED in series with a resistor to a voltage source to provide a visual status indicator. For a sink current of 2mA, the maximum voltage overtemperature at the FAULT pin is 0.5V. Tie the pin to ground if not used.

**REPORT (Pin 25):** Diagnostic Status. This pin is an opendrain active low output that reports the state of the internal diagnostic monitors of critical safety features through a digital logic bit stream synchronized to the frequency of the SYNC pin. See the Report Feature in Applications Information section for more details on the report function. Pull-up the pin with a series resistor to a microcontroller input logic voltage source. For a sink current of 2mA, the maximum voltage overtemperature at the REPORT pin is 0.5V. Tie the pin to ground if not used.

**TMR (Pin 26):** Timer Input for SOA Management of V<sub>1</sub> Protection MOSFET (M1). Connect a capacitor between this pin and ground to set the M1 turn-off and cool down periods at excess power dissipation during output inrush current in boost mode. In boost mode, when current regulation at ISET1N is 1.4V and voltage across M1 (V1D, DS1) exceeds 500mV, the TMR pin voltage starts to increase. The current charging up this pin increases with the voltage difference between V1D and DS1 pins (see Applications Information). When the TMR reaches 1.4V, the LT8228 shorts DG1 to DS1 to turn-off M1. Upon M1 gate off, a cool down interval commences while the TMR pin cycles 32 times between 0.4V and 1.4V with  $2\mu$ A charge and discharge currents. When TMR crosses 0.4V the 32nd time, the DG1 pin pulls high, turning on M1.

**BG (Pin 27):** Bottom Gate Drive. The BG pin drives the gate of the low side N-channel synchronous switch MOSFET M3. The BG voltage transitions between  $DRV_{CC}$  and ground.

**DRV<sub>CC</sub> (Pin 28):** 10V Gate Drive  $V_{CC}$  Supply. DRV<sub>CC</sub> is powered from BIAS. It provides power to the top gate (TG) and bottom gate (BG) MOSFET drivers. Connect a minimum bypass capacitor of 2.2µF from DRV<sub>CC</sub> to ground.

**BIAS (Pin 29):**  $DRV_{CC}$  and Control Circuitry Supply. This pin supplies the  $DRV_{CC}$  regulator as well as the internal control circuitry. BIAS can be connected to  $V_1$  or  $V_2$  or an external supply. No negative voltage is allowed at the BIAS pin. Refer to the BIAS,  $DRV_{CC}$ ,  $INTV_{CC}$  and Power Dissipation in Applications Information section for more details. Connect a minimum bypass capacitor of  $10\mu$ F from BIAS to ground.

**SW (Pin 30):** Switch Node. This pin connects to the source of the top side MOSFET M2 and to the drain of the bottom side MOSFET M3. This pin also connects to the inductor and the bootstrap capacitor  $C_{BST}$ .

**TG (Pin 31):** Top Gate Drive. The TG pin drives the gate of the high side N-channel MOSFET M2. TG draws power from the BST pin and returns to the SW pin, providing true floating gate drive to the high side MOSFETs.

**BST (Pin 32):** Top Gate Driver Boosted Supply. The BST pin supplies power to the floating TG driver for the high side MOSFET (M2). Connect a low ESR capacitor from the BST pin to the SW pin. Connect a fast recovery diode from  $DRV_{CC}$  to BST to supply this pin. The pin voltage swings from a diode below  $DRV_{CC}$  up to  $DRV_{CC} + V_{1D}$ .

**ENABLE (PIN 33):** Enable Input. Pull this pin above 1.3V typically to enable the LT8228. When this pin is pulled below the typical threshold voltage of 1.2V, the controller stops switching, the protection MOSFETs are turned off, and the  $DRV_{CC}$  and  $INTV_{CC}$  regulators are disabled. When

the ENABLE pin is pulled below 0.7V typically, the LT8228 turns off internal references and enters a low quiescent current state of  $10\mu A$  typically.

**DS2 (Pin 34):** Source Input of the V<sub>2</sub> N-channel Protection MOSFET and DG2 Drive Return. Connect the pin to the sources of the V<sub>2</sub> N-channel protection MOSFETs M4A and M4B. If a single MOSFET M4 is used as the V<sub>2</sub> protection MOSFET, DS2 pin connects to both the source of M4 and the V<sub>2</sub> terminal. Voltage sensed at the DS2 pin is used for M4's gate control. DS2 can sustain voltages down to -40V. The LT8228 protects itself and the load at V<sub>1</sub> by turning off M4 when a supply is connected in reverse at V<sub>2</sub>.

**DG2 (Pin 35):**  $V_2$  Protection MOSFET M4A and M4B's Gate. The DG2 pin controls the gate of the N-channel MOSFETs M4A and M4B. After the LT8228 is enabled, The DG2 pin pulls high with a 10µA pull-up current to a typical value of 10V above DS2 to enhance M4A and M4B. When the LT8228 is disabled, or in a fault condition, or if the  $V_2$  voltage goes negative, the LT8228 shorts DG2 to DS2, turning off M4A and M4B (refer to the FAULT Conditions in the Applications Information section). This pin is designed for capacitive load only. Connect a series capacitor  $C_{DG2}$  and a resistor  $R_{DG2}$  for inrush current control. Refer to the Inrush Current Control in Applications Information section for more details. Keep the pin open if not in use.

**V1D (Pin 36):** The Drain of  $V_1$  Protection MOSFET M1A. The voltage sensed at this pin is used to control the DG1 voltage in boost mode.  $V_{1D}$  is the regulated output in boost mode. Connect a minimum bypass capacitor of 10µF from V1D to ground.

**DS1 (Pin 37):** Source Input of the V<sub>1</sub> N-channel Protection MOSFET and DG1 Drive Return. Connect the pin to the sources of the V<sub>1</sub> N-channel protection MOSFETs M1A and M1B. If a single MOSFET M1 is used as the V<sub>1</sub> protection MOSFET, DS1 pin connects to both the source of M1 and the V<sub>1</sub> terminal. Voltage sensed at the DS1 pin is used for M1's gate control. DS1 can sustain voltages down to -40V. The LT8228 protects itself and the load at V<sub>2</sub> by turning off M1 when a supply is connected in reverse at V<sub>1</sub>. **DG1 (Pin 38):**  $V_1$  Protection MOSFET M1A and M1B's Gate. The DG1 pin controls the gate of the N-channel MOSFETs M1A and M1B. After the LT8228 is enabled, The DG1 pin pulls high with a 10µA pull-up current to a typical value of 10V above DS1 to enhance M1A and M1B. When the LT8228 is disabled, or in a fault condition, or if the V<sub>1</sub> voltage goes negative, the LT8228 shorts DG1 to DS1, turning off M1A and M1B (refer to the FAULT Conditions in the Applications Information section). Connect a series capacitor C<sub>DG1</sub> and a resistor R<sub>DG1</sub> for inrush current control and boost output short current regulation. Refer to the Inrush Current Control and boost short output current in Applications Information section for more details. This pin is designed for capacitive load only. Keep the pin open if not in use.


In buck mode, when  $V_1$  falls within 500mV of  $V_2$  and  $R_{SNS1}$  current passes negative threshold, the LT8228 detects reverse current and shorts DG1 to DS1, turning off M1. Negative threshold for reverse current detection in buck mode is given by Equation 10.

$$I_{\text{RCUR,BUCK}} = \frac{R_{\text{IN}}}{R_{\text{SNS2}}} \bullet 3\mu A \tag{10}$$

In boost mode, at start-up when  $V_1$  is lower than  $V_2$  or  $V_1$  is shorted to GND, the output current cannot be limited by the boost regulation loop. Under such conditions, the LT8228 controls the output current by controlling M1A, the  $V_1$  protection MOSFET. The LT8228 controls DG1, the gate of M1 by regulating ISET1N to 1.4V. Current regulation at ISET1N and voltage across M1 (V1D, DS1) exceeding 500mV triggers current at the TMR pin. The current is proportional to the voltage across the drain and source of M1. If the voltage at the TMR pin reaches 1.4V, the LT8228 turns of M1 and initiates a cool down period. Programming the TMR pin with a capacitor (see Application Information) keeps M1 always within its safe operating area (SOA).

**GND (Exposed Pad Pin 39):** Ground. The exposed pad of the TSSOP is an electrical connection to GND. Tie the exposed pad directly to the other GND pin and the PCB ground to ensure proper electrical and thermal performance.

### **BLOCK DIAGRAM**



Refer to the Block Diagram section when reading the following sections about the operation of the LT8228.

#### **OVERVIEW**

The LT8228 is a 100V bidirectional peak current mode synchronous controller with protection MOSFETs. The controller provides a step-down output voltage V<sub>2</sub> from an input voltage V<sub>1</sub> when in buck mode or a step-up output voltage  $V_1$  from an input voltage  $V_2$  when in boost mode. The input and output voltage can be set as high as 100V. The mode of operation is externally controlled through the DRXN pin or automatically selected. In addition, the LT8228 has protection MOSFETs for the  $V_1$  and the  $V_2$ terminals. The protection MOSFETs provide negative voltage protection, isolation between the input and output terminals during an internal or external fault, reverse current protection and inrush current control. In applications such as battery backup systems, the bidirectional feature allows the battery to be charged from either a higher or lower voltage supply. When the supply is unavailable, the battery boosts or bucks power back to the supply. To optimize transient response, the LT8228 has two error amplifiers: EA1 in boost mode and EA2 in buck mode with separate compensation pins VC1 and VC2 respectively. The controller operates in discontinuous conduction mode when reverse inductor current is detected for conditions such as light load operation.

The LT8228 provides input and output current limit programming in buck and boost mode operation using four pins, ISET1P, ISET1N, ISET2P and ISET2N. The controller also provides independent input and output current monitoring using the IMON1 and IMON2 pins. Current limit programming and monitoring is functional for the entire input and output voltage range of 0V to 100V. Dynamic control of the input and output current limits is achieved by modulating the ISET pins. These features allow maximum design flexibility for applications such as maintaining battery charging profiles. The LT8228 employs a masterless fault-tolerant current sharing scheme using the ISHARE and the IGND pins allowing higher load current, better heat management and redundancy. The LT8228's control circuitry and the 10V gate drive are supplied from the BIAS pin. The BIAS pin is tied to either  $V_1$  or  $V_2$  or to an independent source. Managing the voltage at the BIAS pin lowers thermal dissipation. The 10V gate drive feature complements high voltage high current switching MOSFETs, which tend to have higher threshold tvoltages.

The LT8228 provides fixed switching frequency operation from 80kHz to 600kHz programmed through the RT pin. The SYNC pin is used to synchronize to an external clock or enable the spread spectrum of the switching frequency set by the RT pin.

The LT8228 has undervoltage protection for the input and overvoltage protection for the output, over temperature protection and switching MOSFET fault detection and protection that are all reported via the FAULT and the REPORT pins. When the controller is enabled, an internal diagnostic routine checks for functionality of critical circuits before switching starts. If any error is found, the controller remains disabled and the error can be read through the REPORT pin. Fault reporting and internal diagnostics improve the reliability of the LT8228 from a safety perspective.

#### **BUCK MODE OPERATION**

In buck mode, the LT8228 is a peak current mode stepdown controller where  $V_1$  is the input supply and  $V_2$  is the output load. Two back-to-back N-channel MOSFETs M1A and M1B are placed between the V<sub>1</sub> terminal and the input of the buck regulator V<sub>1D</sub> as shown in the Block Diagram section. DS1 is the source and DG1 is the gate of both M1A and M1B.  $V_{1D}$  is the drain of M1A and  $V_1$ is the drain of M1B. M1A is used by the LT8228 V<sub>1</sub> protection MOSFET controller to protect the regulator from reverse current from  $V_2$  to  $V_1$  and negative voltages on  $V_1$ . M1B is used to control the inrush current from  $V_1$ to  $V_{1D}$  and to isolate  $V_1$  and  $V_2$  during fault conditions. Depending on the application requirement, either M1A or M1B or both M1A and M1B are optional. In normal operation when M1A and M1B are enhanced, the voltage difference between  $V_1$  and  $V_{1D}$  is equal to the total onresistance multiplied by the V<sub>1</sub> input current.

Two back-to-back N-channel MOSFETs M4A and M4B are placed between the V<sub>2</sub> terminal and the output of the buck regulator, V<sub>2D</sub> as shown in the Block Diagram section. M4A is used by the LT8228's V<sub>2</sub> protection MOSFET controller to protect the regulator from negative voltages on V<sub>2</sub>. M4B is used to control inrush current from V<sub>2</sub> to V<sub>2D</sub> and to isolate V<sub>1</sub> and V<sub>2</sub> completely during fault conditions. DS2 is the source and DG2 is the gate of both M4A and M4B. V<sub>2D</sub> is the drain of M4A and V<sub>2</sub> is the drain of M4B. Depending on the application requirement, either M4A or M4B or both M4A and M4B are optional. In normal operation when M4A and M4B are enhanced, the voltage difference between V<sub>2</sub> and V<sub>2D</sub> is equal to the total on-resistance multiplied by the V<sub>2</sub> output current.

 $V_{2D}$  is the node to be regulated by the buck regulator through a resistor divider from  $V_{2D}$  to the FB2 feedback pin. The error amplifier regulates the FB2 pin to the typical internal reference voltage of 1.21V. The compensation of the buck regulator error amplifier output is at the VC2 pin. The VC2 pin sets the inductor current which is modulated to regulate the V<sub>2D</sub> voltage.

In a general implementation where  $V_{2D}$  is regulated to a constant voltage, EA2 senses the output voltage through the FB2 pin and compares the signal to the typical internal reference voltage of 1.21V. Low  $V_{2D}$  voltage creates a higher VC2 voltage to increase the current flow into the  $V_{2D}$  node and raises  $V_{2D}$  to the steady state regulation target value. Conversely, higher  $V_{2D}$  voltage creates a lower VC2 voltage to reduce the current flow into the  $V_{2D}$  node and lowers  $V_{2D}$  to the steady state target value.

In buck mode, the LT8228 provides input and output current limiting using the ISET1P and the ISET2P pins respectively. The controller additionally provides input and output current monitoring using the IMON1 and IMON2 pins respectively. The input current is measured by the V<sub>1</sub> current sense amplifier CSA1 which senses the voltage across the current sense resistor  $R_{SNS1}$  and generates a current proportional to the sensed voltage. CSA1 outputs the current out of the IMON1 and ISET1P pins. Similarly, the output current is measured by the V<sub>2</sub> current sense amplifier CSA2 which senses the voltage difference across the current sense resistor  $R_{SNS2}$  and generates a

current proportional to the sensed voltage. CSA2 outputs the current out of the IMON2 and ISET2P pins.

The voltages at the IMON1, IMON2, ISET1P and ISET2P pins are set by connecting resistors from these pins to ground. The buck regulator limits current when either ISET1P or ISET2P reaches the typical internal reference voltage of 1.21V. This current regulation feature is ideal for many battery charging applications. During start-up when the SS pin voltage is lower than the typical internal reference voltage, ISET1P and ISET2P are regulated to the SS pin voltage.

#### **BOOST MODE OPERATION**

In boost mode, the LT8228 is a peak current mode step-up controller where  $V_2$  is the input supply and  $V_1$  is the output load. Two back-to-back N-channel MOSFETs M1A and M1B are placed between the  $V_1$  terminal and the output of the boost regulator, V1D as shown in the Block Diagram section. DS1 is the source and DG1 is the gate of both M1A and M1B. V1D is the drain of M1A and V<sub>1</sub> is the drain of M1B. M1A is used by the LT8228 V<sub>1</sub> protection MOSFET controller to protect the regulator from negative voltages on V<sub>1</sub> and to control the outrush current from V1D to V<sub>1</sub>. M1B is used to control the inrush current from  $V_1$  to V1D and to isolate  $V_1$  and  $V_2$ during fault conditions. Depending on the application requirement, either M1A or M1B or both M1A and M1B are optional. In normal operation when M1A and M1B are enhanced, the voltage difference between  $V_1$  and V1D is equal to the total on-resistance multiplied by the V<sub>1</sub> output current.

Two back-to-back N-channel MOSFETs M4A and M4B are placed between the V<sub>2</sub> terminal and the output of the buck regulator V<sub>2D</sub> as shown in the Block Diagram section. M4A is used by the LT8228 V<sub>2</sub> protection MOSFET controller to protect the regulator from negative voltages on V<sub>2</sub>. M4B is used to control the inrush current from V<sub>2</sub> to V<sub>2D</sub> and to isolate V<sub>1</sub> and V<sub>2</sub> during fault conditions. DS2 is the source and DG2 is the gate of both M4A and M4B. V<sub>2D</sub> is the drain of M4A and V<sub>2</sub> is the drain of M4B. Depending on the application requirement, either M4A or M4B or both M4A and M4B are optional. In normal operation when M4A and M4B are enhanced, the voltage difference between V<sub>2</sub> and V<sub>2D</sub> is equal to the total onresistance multiplied by the V<sub>2</sub> output current.

Rev. C

V1D is the node to be regulated by the boost regulator through a resistor divider from V1D to the FB1 feedback pin. The error amplifier regulates the FB1 pin to the typical internal reference voltage of 1.21V. The compensation of the boost regulator error amplifier output is at the VC1 pin. The VC1 pin sets the inductor current which is modulated to regulate the V1D voltage.

In a general implementation where V1D is regulated to a constant voltage, EA1 senses the output voltage through the FB1 pin and compares the signal to the typical internal reference voltage of 1.21V. Low V1D voltage would create a higher VC1 voltage, and more current would flow into the V1D node, raising V1D to the steady state regulation target value. Conversely, higher V1D voltage would create a lower VC1 voltage, thus reducing the current flowing into the V1D node, lowering the V1D voltage closer to the steady state target value.

In boost mode, the LT8228 provides input and output current limiting using the ISET2N and the ISET1N pins respectively. The controller additionally provides input and output current monitoring using the IMON2 and IMON1 pins respectively. The input current is measured by the V<sub>2</sub> current sense amplifier CSA2 which senses the voltage across the current sense resistor R<sub>SNS2</sub> and generates a current proportional to the sensed voltage. CSA2 outputs the current out of the IMON2 and ISET2P pins. Similarly, the output current is measured by the V<sub>1</sub> current sense amplifier CSA1 which senses the voltage difference across the current sense resistor R<sub>SNS1</sub> and generates a current proportional to the sensed voltage. CSA1 outputs the current out of the IMON1 and ISET1N pins.

The voltages at the IMON1, IMON2, ISET1N and ISET2N pins are set by connecting resistors from these pins to ground. The boost regulator limits current when either ISET1N or ISET2N reaches the typical internal reference voltage of 1.21V. This current regulation feature is ideal for many battery charging applications. During start-up when the SS pin voltage is lower than the typical internal reference voltage, ISET1P and ISET2P are regulated to the SS pin voltage.

#### **V1 PROTECTION MOSFET CONTROLLER OPERATION**

The LT8228 provides protection functionality at the V<sub>1</sub> terminal using two N-channel MOSFETs M1A and M1B connected back-to-back in series or a single N-channel MOSFET M1 as shown in Figure 1. In dual MOSFET backto-back configuration, DS1 is the source and DG1 is the gate of both M1A and M1B. V1D is the drain of M1A and V<sub>1</sub> is the drain of M1B. In single MOSFET configuration, the source of M1 is connected to DS1 and the V<sub>1</sub> terminal. DG1 is the gate and V1D is the drain. The advantages of the dual MOSFET configuration are inrush current control and complete isolation of the V<sub>1</sub> terminal in a fault condition. In normal operation, the controller drives DG1 high with a typical 10µA pull-up current that enhances the V<sub>1</sub> protection MOSFETs to provide a low loss conduction path between  $V_1$  and V1D. The DG1 voltage is clamped at a typical value of 10V above DS1. The DG1 controller shorts DG1 to DS1 thereby isolating V1 from the rest of the circuit when (1) the LT8228 is disabled or




Figure 1. M1 Control in Buck Mode

(2) DS1 drops below -1.7V typically or (3) the internal temperature rises above the overtemperature threshold or (4) Any of the switching MOSFET short conditions is detected or (5) DRV<sub>CC</sub> pin voltage drops below its undervoltage threshold or rises above its overvoltage threshold or (6) INTV<sub>CC</sub> pin voltage drops below its undervoltage threshold or rises above its overvoltage threshold or (7) the part fails the internal diagnostic tests. When M1 is not enhanced in single MOSFET configuration, V1D is a forward diode voltage away from V<sub>1</sub> due to the M1 body diode. In dual MOSFET configuration, V1D is fully isolated from V<sub>1</sub> when M1A and M1B are not enhanced.

The buck mode operation circuitry of the V<sub>1</sub> protection MOSFET controller is shown in Figure 1. Without protection MOSFETs, there is a direct conduction path from V<sub>2</sub> to V<sub>1</sub> through the body diode of the top MOSFET M2. If V<sub>2</sub> is higher than V<sub>1</sub> by a forward diode voltage, uncontrolled reverse current flows from V<sub>2</sub> to V<sub>1</sub>. Unlike other buck controllers, the LT8228 provides protection from this reverse current condition using the V<sub>1</sub> protection MOSFET. If V<sub>1</sub> falls within 500mV of V<sub>2</sub> and R<sub>SNS1</sub> current passes negative threshold, the LT8228 detects reverse current. A fast pull-down circuit shorts DG1 and DS1, turning off M1. This isolates V<sub>1</sub> from V1D and stops any reverse current. The reverse current detect threshold is set by Equation 11.

$$I_{\text{RCUR,BUCK}} = \frac{R_{\text{IN}}}{R_{\text{SNS2}}} \bullet 3\mu A \tag{11}$$

This protection feature is useful for applications where  $\mathsf{V}_2$  is prebiased with a load such as a battery.

In dual MOSFET configuration, inrush current to  $C_{DM1}$  and  $C_{DM2}$  in buck mode is limited by controlling the DG1 pin voltage slew rate. In this configuration, the compensation resistor  $R_{DG1}$  and capacitor  $C_{DG1}$  are ground referenced as shown in Figure 1. At start-up, a 10µA pull-up current charges DG1, pulling up both MOSFET gates. M1B operates as a source follower (see Equation 12).

$$I_{\text{INRUSH,BUCK}} = \frac{10\mu\text{A} \bullet (C_{\text{DM1}} + C_{\text{DM2}})}{C_{\text{DG1}}}$$
(12)

This feature is not available with single MOSFET due to the M1 body diode connecting V1D to  $V_1$ .

The boost mode operation circuitry of the protection MOSFET controller at V<sub>1</sub> is shown in Figure 2. Without protection MOSFETs, there is a direct conduction path from V<sub>2</sub> to V<sub>1</sub> through the body diode of the top MOSFET M2. If V<sub>2</sub> is higher than V<sub>1</sub> by a forward diode voltage, uncontrolled current flows from V<sub>2</sub> to V<sub>1</sub>. This condition is common to most boost start-up events. Unlike other boost controllers, the LT8228 provides protection from this uncontrolled output current condition using the V<sub>1</sub> protection MOSFET M1A (M1 in single MOSFET configuration). This current is limited in boost mode through DG1 by regulating the ISET1N pin voltage to 1.4V. Further reduction in V<sub>2</sub> output current is possible by increasing the R<sub>SET1N</sub> resistance or injecting current into the ISET1N pin.

In addition to output current control in boost mode, the LT8228 includes an adjustable fault timer to protect M1A (M1 in single MOSFET configuration) from excessive power dissipation damage. If V1D is higher than  $V_1$  by




Figure 2. M1 Control in Boost Mode

500mV and ISET1N is regulated to 1.4V, a current source starts charging up the capacitor connected at the TMR pin to ground. When TMR reaches 1.4V, the DG1 controller shorts DG1 to DS1 and turns off M1. The timer allows the LT8228 to increase the voltage at V<sub>1</sub> while protecting the MOSFET from being damaged by long period of high power dissipation. The TMR charging current varies depending on the voltage drop between V1D and V<sub>1</sub>, corresponding to the MOSFET V<sub>DS</sub>. The on time is inversely proportional to the voltage drop across the MOSFET. This helps to keep the MOSFET within its safe operating area (SOA). After a cool down timer cycle, the LT8228 allows M1 to turn back on and resume its operation.

#### **V2 PROTECTION MOSFET CONTROLLER OPERATION**

The LT8228 provides protection functionality at the V<sub>2</sub> terminal using two N-channel MOSFETs M4A and M4B connected back-to-back in series or a single N-channel MOSFET M4 as shown in Figure 3. In dual MOSFET back-to-back configuration, DS2 is the source and DG2 is the gate of both M4A and M4B. V<sub>2D</sub> is the drain of M4A and V<sub>2</sub> is the drain of M4B. In single MOSFET configuration, the source of M4 is connected to DS2 and the V<sub>2</sub> terminal, DG2 is the gate and V<sub>2D</sub> is the drain. The advantages of dual MOSFET configuration are inrush current control in




Figure 3. M4 Control in Buck and Boost Mode

boost mode and complete isolation of the V<sub>2</sub> terminal in a fault condition. In a BG MOSFET M3 short fault, dual MOSFET configuration is necessary to isolate V<sub>2</sub> from ground. In normal operation, the controller drives DG2 high with a typical 10µA pull-up current that enhances the V<sub>2</sub> protection MOSFETs to provide a low loss conduction path between  $V_2$  and  $V_{2D}$ . The DG2 voltage is clamped at a typical value of 10V above DS2. The DG2 controller shorts DG2 to DS2 thereby isolating V<sub>2</sub> from the rest of the circuit when (1) the LT8228 is disabled or (2) DS2 drops below -1.7V typically or (3) the internal temperature rises above the overtemperature threshold or (4) any of the switching MOSFET short conditions is detected or (5) DRV<sub>CC</sub> pin voltage drops below its undervoltage threshold or rises above its overvoltage threshold or (6) INTV<sub>CC</sub> pin voltage drops below its undervoltage threshold or rises above its overvoltage threshold or (7) the part fails the internal diagnostic tests. When M4 is not enhanced in single MOSFET configuration,  $V_{2D}$  is a forward diode voltage away from V<sub>2</sub> due to the M1 body diode. In dual MOSFET configuration, V<sub>2D</sub> is fully isolated from V<sub>2</sub> when M4 is not enhanced.

In dual MOSFET configuration, inrush current to  $C_{DM4}$ ,  $C_{DM2}$  and  $C_{DM1}$  in boost mode is limited by controlling the DG2 pin voltage slew rate. In this configuration, the resistor  $R_{DG2}$  and capacitor  $C_{DG2}$  are ground referenced as shown in Figure 3. At start-up, a 10µA pull-up current charges DG2, pulling up both MOSFET gates. M2B operates as a source follower (see Equation 13).

$$I_{\text{INRUSH,BUCK}} = \frac{10\mu A \bullet (C_{\text{DM1}} + C_{\text{DM2}} + C_{\text{DM4}})}{C_{\text{DG2}}}$$
(13)

This feature is not available with single MOSFET due to the M4 body diode connecting  $V_2$  to  $V_{2D}$ .

#### **MODE OF OPERATION (DRXN)**

The DRXN pin selects the LT8228 mode of operation. Pulling the pin high selects buck regulation mode and pulling the pin low selects boost regulation mode. Drive the DRXN pin with either external logic for manual control or connect a pull-up resistor to  $INTV_{CC}$  or an external supply for auto-selection. The LT8228 auto-selects the

regulation mode based on the UV1, UV2, FB1 and FB2 pin voltages. When external logic is used, include the pull-up resistor for cases where the external logic is accidently disconnected for increased system reliability. This allows the LT8228's auto-selection of the operation mode to take over. In buck mode, the DRXN pin goes high impedance which externally pulls the pin voltage high through the pull-up resistor. In boost mode, a typically 100µA pulldown is enabled which pulls the DRXN pin low.

When the LT8228 is enabled, and the DRXN pin is configured for auto-selection for the mode of operation, the DRXN pin is high impedance until the internal regulators are functional. The LT8228 then selects the mode of operation based on the logic shown in Figure 4. If the UV1 pin voltage is higher than 1.2V, the controller is in buck mode operation. If the UV1 pin voltage is lower than 1.2V, the controller goes into boost mode. During buck mode operation, if the UV1 pin voltage drops lower than 1.2V or FB2 pin voltage stays higher than 1.3V for 1024 switching cycles, the LT8228 changes mode of operation from buck to boost. Additional time requirement for the FB2 overvoltage ensures no mode hopping during transients at the load. In boost mode operation if the UV2 pin voltage drops lower than 1.2V or FB1 pin voltage stavs higher than 1.3V for 1024 switching cycles, the LT8228 changes mode of operation from boost to buck. Anytime both UV1 and UV2 pin voltage drops below 1.2V or both FB1 and FB2 pin voltage stays higher than 1.3V for 1024 switching




Figure 4. Automatic Mode of Operation

cycles, the controller goes to buck mode operation, stops switching, pulls down on the FAULT pin and report the fault at the REPORT pin. For input undervoltage fault, the SS pin is also pulled low. Anytime  $DRV_{CC}$  or  $INTV_{CC}$  pin voltages fall below their respective undervoltage threshold, the part goes to buck mode, the FAULT and SS pin pulls low and the LT8228 does not switch.

During startup or fast transient, output overshoot higher than 10% is possible at light load. If the overshoot condition last more than 1024-clock cycle, the DRXN will change state. Ensure minimum loading to avoid unintended DRXN change.

When the DRXN pin is driven high with external logic for buck mode operation, and the UV1 pin voltage drops lower than 1.2V or FB2 pin voltage stays higher than 1.3V for 1024 switching cycles, the LT8228 stops switching, pulls down on the FAULT and report the fault at the REPORT pin. When the DRXN pin is driven low with external logic for boost mode operation, and the UV2 pin voltage drops lower than 1.2V or FB1 pin voltage stays higher than 1.3V for 1024 switching cycles, the LT8228 stops switching, pulls down on the FAULT and report the fault at the REPORT pin. For input undervoltage fault, the SS pin is also pulled low.

When multiple LT8228s are in parallel, tie all the DRXN pins together to operate all LT8228s in the same regulation mode. In the parallel configuration, the common DRXN node must be pulled up to an external voltage source through a pull-up resistor. If an external voltage source is not available, each LT8228 needs its own pull-up resistor in series with a diode whose anode is connected to its own INTV<sub>CC</sub> pin. This diode prevents unintentional boost mode selection when one or more channels are disabled. Refer to the Paralleling Multiple LT8228s in Applications Information section for more information.

#### ENABLE AND SOFT-START (ENABLE AND SS)

The LT8228 enters shutdown through the ENABLE pin. Pulling this pin below 1.2V typically disables the controller and most of the internal circuitry. Pulling the ENABLE pin below 0.5V transitions the LT8228 into complete shutdown where the controller only consumes  $2\mu$ A of

Rev. C

shutdown current from the BIAS pin and  $10\mu$ A from the V1 and V2 pins to ground typically. The ENABLE pin can be directly driven by logic or it can be connected to BIAS for an always-on operation. In normal operation when the controller is not switching, the controller consumes 4mA of quiescent current from the BIAS pin, 200µA from the V1 pin and 10µA from the V2 pin to ground typically.

In buck mode, the LT8228 limits the  $V_1$  input and the  $V_2$ output current by regulating the ISET1P and ISET2P pin voltages respectively to the lower of the SS pin voltage and the internal reference voltage of 1.21V typically. The SS pin programs a current limit soft-start when connecting an external capacitor, C<sub>SS</sub>, from the SS pin to ground, limiting inrush current during start-up. When the LT8228 is enabled, after the DRV<sub>CC</sub> and INTV<sub>CC</sub> voltages exceed their undervoltage thresholds, and after the internal diagnostics are successfully completed, DG1 pin is charged with a 10µA pull-up current. If dual MOSFET configuration is used at the V<sub>1</sub> terminal, inrush current is controlled through  $C_{DG1}$  and V1D is charged to V<sub>1</sub> as DG1 voltage exceeds it undervoltage threshold. If single MOSFET configuration is used, V1D is a forward diode drop away from V<sub>1</sub> at start-up and charged to V<sub>1</sub> as DG1 rises. Next, DG2 starts charging and after DG2 voltage exceeds its threshold voltage, an internal 10µA pull-up current charges the  $C_{SS}$  capacitor and creates a voltage ramp on the SS pin. As the SS voltage rises linearly from 0V to the internal reference voltage, the LT8228 starts switching and the input and output current limits are increased to the values set by the R<sub>SET1P</sub> and R<sub>SET2P</sub> resistors respectively.

In boost mode, the LT8228 limits the V<sub>2</sub> input and the V<sub>1</sub> output current by regulating the ISET2N and ISET1N pin voltages respectively to the lower of the SS pin voltage and the internal reference voltage of 1.21V typically. Similar to the buck mode, the SS pin programs a soft-start when connecting an external capacitor, C<sub>SS</sub>, from the SS pin to ground. When the LT8228 is enabled, after the DRV<sub>CC</sub> and INTV<sub>CC</sub> voltages exceed their undervoltage thresholds, after the internal diagnostics are successfully completed, DG2 pin is charged with a 10µA pull-up current. If dual MOSFET configuration is used at the V<sub>2</sub> terminal, inrush current is controlled through C<sub>DG2</sub> and V<sub>2D</sub> is charged to

 $V_2$  as DG2 voltage exceeds it undervoltage threshold. If single MOSFET configuration is used,  $V_{2D}$  is a forward diode drop away from V<sub>2</sub> at start-up and charged to V<sub>2</sub> as DG2 rises. Charging V<sub>2D</sub> also charges V1D through the body diode of TG MOSFET M3 and inductor. As the DG2 charging continues past its undervoltage threshold, V1D is higher than V<sub>2</sub> due to the residual current of inductor and reverse current prevention by the body diode of the TG MOSFET M3. Next DG1 starts charging and the output current is limited through DG1 by regulating the ISET1N pin voltage to 1.4V. In addition, the LT8228 includes an adjustable fault timer to protect the V<sub>1</sub> protection MOSFETs from excessive power dissipation damage. Refer to the V1 Protection MOSFET Controller Operation section for more details. After DG1 voltage exceeds its threshold voltage, an internal 10µA pull-up current charges the C<sub>SS</sub> capacitor and creates a voltage ramp on the SS pin. As the SS voltage rises linearly from OV to the internal reference voltage, the LT8228 starts switching and the input and output current limits are increased to the values set by the R<sub>SET2N</sub> and R<sub>SET1N</sub> resistors respectively.

When the LT8228 is disabled, or a fault is detected (refer to the Fault Conditions in Applications Information section for all the fault conditions), the LT8228 stops switching and the SS pin is actively pulled low by an internal MOSFET to reset the soft-start.

# PARALLELING MULTIPLE CONTROLLERS (ISHARE AND IGND)

The LT8228 provides masterless fault tolerant output current sharing among multiple LT8228s in parallel, enabling higher load current, better heat management and redundancy. Each LT8228 regulates to the average output current eliminating the need for a master controller. When an individual LT8228 is disabled or in a fault condition, it stops contributing to the average bus, making the current sharing scheme fault tolerant. When multiple LT8228s are in parallel, all the DRXN pins are tied together to operate all LT8228s in the same regulation mode.

In buck mode when DRXN is high, the ISHARE pin outputs a current equal to the current out of the ISET2P pin which represents  $V_2$  output current. In boost mode when




Figure 5. ISHARE and IGND Connection

DRXN is low, the ISHARE pin outputs a current equal to the current out of the ISET1N pin which represents  $V_1$  output current. Each LT8228 contributes this current into the common ISHARE node. When paralleling, the ISHARE pins of all the LT8228s are tied together as shown in Figure 5. For each LT8228, a local resistor R<sub>SHARE</sub> is connected from the ISHARE pin to its own IGND pin. Connect a filtering capacitor between the ISHARE pin and ground for average current regulation. The voltage at the common ISHARE node V<sub>SHARE</sub> is found according to Equation 14.

$$V_{\text{SHARE}} = \frac{\sum_{n=1}^{N} I_{\text{SHAREn}}}{\sum_{n=1}^{N} \frac{1}{R_{\text{SHAREn}}}}$$
(14)

When all the  $R_{SHARE}$  resistors are equal,  $VS_{HARE}$  represents the average output current  $I_{OUTAVG}$  as shown in Equation 15.

$$I_{OUTAVG} = \frac{1}{N} \sum_{n=1}^{N} I_{SHAREn}$$

$$I_{SHARE} = \frac{R_{SHARE}}{N} \sum_{n=1}^{N} I_{SHAREn} = I_{OUTAVG} \bullet R_{SHARE}$$
(15)

In buck mode, ISET2P pin voltage regulates to the ISHARE pin voltage. To regulate each LT8228's V<sub>2</sub> output current to the average output current, make  $R_{SET2P}$  and  $R_{SHARE}$  equal. In boost mode, ISET1N pin voltage regulates to the ISHARE pin voltage. To regulate each LT8228's V<sub>1</sub> output current to the average output current, make  $R_{SET1N}$  and  $R_{SHARE}$  values equal. If  $R_{SET2P}$  and  $R_{SET1N}$  are set at different values, change the value of  $R_{SHARE}$  based on the mode of operation defined by the DRXN pin.

When the LT8228 is enabled and the internal diagnostic routine is passed, the IGND pin connects  $R_{SHARE}$  to ground through a typically 120 $\Omega$  switch. During shutdown or a faulted condition, ISHARE stops generating current and the switch at the IGND pin is opened so that no current flows through the current sharing resistor. This disconnects the  $R_{SHARE}$  resistor from the  $V_{ISHARE}$  node so that  $V_{ISHARE}$  continues to represent the average output current of the remaining active LT8228's in parallel. With this scheme, any paralleled LT8228 can be added or subtracted without affecting current sharing accuracy. The IGND pin along with the ISHARE pin provides current sharing that is masterless as well as fault tolerant. Refer to the Paralleling Multiple LT8228s in Applications Information section for more information.

#### BIAS SUPPLY AND V<sub>CC</sub> REGULATORS

Power for the top and bottom N-channel MOSFET drivers comes from the DRV<sub>CC</sub> pin. An internal LDO (low-dropout linear regulator) supplies 10V to DRV<sub>CC</sub> from the BIAS pin. Another internal LDO generates 4V at the INTV<sub>CC</sub> pin from DRV<sub>CC</sub>. The INTV<sub>CC</sub> LDO supplies the internal lowvoltage start-up and regulation circuitry. To enable the LT8228, a minimal 8V BIAS supply is needed. If no external voltage source is available, BIAS can be connected to either V<sub>1</sub> or V<sub>2</sub> or both diode-ORed for redundancy. If the BIAS supply experiences negative voltage, place a diode in series. Attention should be made to the power dissipation inside the controller by supplying BIAS with a lower voltage supply if available.

#### STRONG GATE DRIVERS

The LT8228 contains very low impedance drivers capable of supplying amperes of current to slew large N-channel MOSFET gates quickly. These strong drivers minimize transition losses and allow paralleling MOSFETs for higher current applications. A 100V capable floating high side gate driver controls the top MOSFET M2 and a low side gate driver drives the bottom MOSFET M3. The DRV<sub>CC</sub> LDO directly supplies the bottom side gate drive circuitry. The top gate drivers are biased from the floating bootstrap capacitor, C<sub>BST</sub>, which is recharged during each bottom gate off cycle through an external diode from DRV<sub>CC</sub>. In low dropout conditions where it is possible that the bottom MOSFET will be off for an extended period, an internal timeout guarantees that the bottom MOSFET is turned on at least once every 50µs to refresh C<sub>BST</sub> typically.

# FREQUENCY SELECTION, SPREAD SPECTRUM AND PHASE-LOCKED LOOP (RT AND SYNC)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing N-channel MOSFET switching losses but requires larger inductance and/or capacitance to maintain low output ripple voltage. The switching frequency of the LT8228 gate drive controllers is selected using the RT pin. If the SYNC pin is not being driven by an external clock source, the RT pin can be used to program the controller's operating frequency from 80kHz to 600kHz. A single resistor from the RT pin to ground determines the switching frequency. The controller regulates the RT pin voltage to 800mV. The regulated current through the RT resistor commands a specific frequency. See the Applications Information section for the method of selecting RT for a fixed frequency. An integrated phase-locked loop (PLL) and filter network synchronizes the internal oscillator to an external clock source driving the SYNC pin. The PLL locks to any frequency in the range of 80kHz to 600kHz. The frequency setting resistor  $R_{RT}$  must always be present to (1) set the controller's initial switching frequency before locking to the external clock and (2) provide a default switching frequency if the external clock source is no longer present.

Switching regulators can be particularly troublesome for applications where electromagnetic interference (EMI) is a concern. To improve the EMI performance, the LT8228 includes the ability to spread out the frequency spectrum of the external N-channel MOSFETs. This spreading feature is only available when the frequency of the controller is set by the RT pin. Setting the SYNC pin to logic high typically above 1V will activate the spread spectrum capability. If enabled, the spread spectrum feature modulates the internal clock frequency  $\pm 30\%$  of the full-scale value programmed by the RT pin resistor. To disable the spread spectrum feature, connect SYNC to ground.

#### FAULT MONITORING AND REPORT FEATURE

The LT8228 provides internal and external fault monitoring and reporting. The part checks and reports the functionality of the error amplifiers, current sense amplifiers and the oscillator at start-up while the internal reference, temperature, internal regulators and DG pin voltages are checked and reported continuously. See the FAULT Conditions and **REPORT** Feature in the Applications Information section for full list of all the external faults. If the controller detects any fault, switching stops, FAULT pin is pulled and low and the failure is reported at the **REPORT** pin. The **REPORT** pin uses the SYNC pin as its data clock. Therefore, the report functionality is only available when the LT8228 is syncing to an external clock. The continuous monitoring and the reporting function allow the controller to improve the safety rating of the system it is used in. Refer to the Applications Information section for more details.

#### INTRODUCTION

The Applications Information section serves as a guideline for selecting external component based on the details of the application. For this section, refer to the typical application circuit in the front page and the Block Diagram section. Component selection typically follows the approach described below.

- 1. Switching frequency (f<sub>SW</sub>) and Inductor value (L) are chosen to optimize efficiency, physical size and cost.
- 2. The inductor current sense resistor  $R_{SNS2}$  along with its input gain resistors  $R_{IN2}$  are selected for peak inductor current limit, efficiency and current sense accuracy.
- 3. The buck output current limit, boost input current limit, and V<sub>2</sub> current monitor are set by the R<sub>SET2P</sub>, R<sub>SET2N</sub> and R<sub>MON2</sub> resistors respectively. The V<sub>1</sub> current sense resistor R<sub>SNS1</sub> along with its input gain resistors R<sub>IN1</sub> is selected to optimize efficiency and current sense accuracy. Then the boost output current limit, buck input current limit, and V<sub>1</sub> current monitor are set by the R<sub>SET1N</sub>, R<sub>SET1P</sub> and R<sub>MON1</sub> resistors respectively. Capacitors parallel to the R<sub>SET</sub> resistors are selected to set the current limits to the average current of the current sense resistors.
- 4. The regulation voltages and overvoltage thresholds of V1D and  $V_{2D}$  are set by selecting the resistive dividers to the FB1 and FB2 pins. The undervoltage threshold of V<sub>1</sub> and V<sub>2</sub> are set by selecting the resistive dividers to the UV1 and UV2 pins.
- MOSFETs (M1, M2, M3 and M4) are selected based on efficiency and breakdown voltage considerations. Schottky diodes (D2 and D3) (optional) are selected based on efficiency consideration. Top MOSFET driver supply (C<sub>BST</sub>, D<sub>BST</sub>) are selected to store adequate charge to drive the top MOSFET.
- 6. The capacitor  $C_{DM2}$  is chosen to optimize the buck input and boost output ripple voltage and thermal requirements. Likewise, the capacitor  $C_{DM4}$  is chosen to optimize the boost input and buck output ripple voltage and thermal requirements. The capacitor  $C_{DM1}$  at V1D pin is used to bypass noise. The dampening capacitor

 $C_{V1}$  and  $C_{V2}$  are selected with their ESR to reduce the resonance due to series wire inductance connected to  $V_1$  and  $V_2$  respectively.

- 7. The compensations for the buck and boost regulation loops are chosen to optimize bandwidth and stability.
- 8. Inrush current control limits are set by choosing  $C_{DG1}$ and  $C_{DG2}$ .  $R_{DG1}$  is set to compensate boost mode output current limit loop when V1D is higher than V<sub>1</sub>.
- 9. C<sub>SS</sub> is selected to set soft-start behavior.

The examples and equations in this section assume continuous conduction mode unless otherwise noted. All electric characteristics referred to in this section represent typical values unless otherwise specified.

#### **PROGRAMMING THE SWITCHING FREQUENCY**

The RT frequency adjust pin allows the user to program the switching frequency from 80kHz to 600kHz to optimize efficiency/performance and external component size. Higher frequency operation yields smaller component size but increases switching losses and gate driving current and may not allow sufficiently high or low duty cycle operation. Lower frequency operation gives better performance at the cost of larger external component size. For an appropriate  $R_T$  resistor value see Table 1. An external resistor from the RT pin to ground is required. Do not leave this pin open. Refer to the RT Pin Resistance vs Switching Frequency curve in the Typical Performance Characteristics section.

f <sub>PROG</sub> (kHz)	R <sub>RT</sub> (k)	f <sub>PROG</sub> (kHz)	R <sub>RT</sub> (k)	f <sub>PROG</sub> (kHz)
81	61.9	158	30.9	303
91	57.6	169	28.7	325
100	53.6	181	26.7	347
102	51.1	190	24.3	378
120	48.7	199	22.6	403
126	43.2	222	20.0	450
132	40.2	238	17.8	499
141	38.3	249	15.8	552
151	34.0	278	14.0	604
	(kHz) 81 91 100 102 120 126 132 141	(kHz)         R <sub>RT</sub> (k)           81         61.9           91         57.6           100         53.6           102         51.1           120         48.7           126         43.2           132         40.2           141         38.3	(kHz)         R <sub>RT</sub> (k)         (kHz)           81         61.9         158           91         57.6         169           100         53.6         181           102         51.1         190           120         48.7         199           126         43.2         222           132         40.2         238           141         38.3         249	(kHz)RRT (k)(kHz)RRT (k)8161.915830.99157.616928.710053.618126.710251.119024.312048.719922.612643.222220.013240.223817.814138.324915.8

#### Table 1. RT Pin Resistance vs Switching Frequency

# FREQUENCY SYNCHRONIZATION AND SPREAD SPECTRUM

The LT8228 switching frequency can be synchronized to an external clock using the SYNC pin. The rising edge of the external clock signal is synced with the turn-on of the top MOSFET in forward buck mode or bottom MOSFET in reverse boost mode. Driving SYNC with a 50% duty cycle waveform is strongly recommended, otherwise maintain the duty cycle between 5% and 95%. When there is no clock signal at the SYNC pin, it is used as the enable pin for spread spectrum. If there is a logic high DC signal at the SYNC pin, spread spectrum feature modulates the internal clock frequency between  $\pm 30\%$  of the base frequency set by the RT pin resistor. At logic low signal at the SYNC pin, without any spread spectrum. The threshold for logic low signal is 0.5V.

#### INDUCTOR SELECTION

The selection of the LT8228's inductor value is driven by a trade-off between component size, efficiency and operating frequency of the system. The inductor value has a direct effect on its ripple current. Lower ripple current reduces core losses in the inductor, ESR losses in the capacitors and output ripple voltage. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor.

A reasonable starting point is to choose a peak-to-peak ripple current that is 20% to 40% of the maximum average current of the inductor. Due to the bidirectional capability of the LT8228, the same inductor is used for both buck and boost regulation. In buck mode, the inductor current is the V<sub>2</sub> output current and in boost mode, the inductor current is the V<sub>2</sub> input current. For a given inductor ripple current, the minimum inductor value in buck and boost mode for their respective maximum average current is given by Equation 16.

$$L_{BUCK} > \frac{V_2 \bullet (V_{1(MAX)} - V_2)}{f \bullet \Delta I_L \bullet V_{1(MAX)}}$$

$$L_{BOOST} > \frac{V_2 \bullet (V_1 - V_2)}{f \bullet \Delta I_L \bullet V_1}$$
(16)

where *f* is switching frequency and  $\Delta_{IL}$  is the inductor ripple current. For buck mode operation, the maximum ripple current occurs when the input voltage V<sub>1</sub> is highest. For boost mode operation, the maximum ripple occurs when the input voltage V<sub>2</sub> is half of the output voltage V<sub>1</sub>. For bidirectional operation, the chosen inductor value should satisfy both minimum conditions set by the buck and boost modes.

In addition to ripple requirements, the inductance should be large enough to prevent subharmonic oscillations. In a current mode regulator, the current sense loop creates a double pole at half the switching frequency which can degrade system stability when its quality factor (QCS) is much greater than 1.0. The current sense loop damping is a function of the slopes of the inductor current and the internal slope compensating ramp. Lowering the inductance increases QCS, and a sufficiently undersized inductor will result in subharmonic oscillation for duty cycles above 50% The minimum inductance for subharmonic stability is given by Equation 17.

$$L_{\text{SUBHARMONIC,MIN}} > 2 \cdot 10^5 \cdot \frac{R_{\text{SNS2}}}{R_{\text{IN2}}} \cdot \frac{1}{f_{\text{SW}}}$$
(17)

The LT8228 slope compensation scheme is designed to provide single-cycle settling of the current sense loop (QCS = 0.637) when the inductor value is twice the minimum for subharmonic stability. This simplifies loop compensation as the current sense loop damping becomes independent of duty cycle and switching region. Selecting  $L_{OPTIMAL}$  also optimizes line regulation and line step response performance (see Equation 18).

$$L_{OPTIMAL} > 4 \bullet 10^5 \bullet \frac{R_{SNS2}}{R_{IN2}} \bullet \frac{1}{f_{SW}}$$
(18)

If  $V_2$  is higher than 50V in buck mode or the difference between V1D and  $V_2$  is higher than 50V in boost mode, the optimal inductor value is higher than the value stated in the equation. Increase the inductor value by the same percentage increase in  $V_2$  in buck mode or in the difference between V1D and  $V_2$  after 50V to get the optimal value.

For high efficiency, choose an inductor with low core loss. Also, the inductor should have low DC resistance to reduce the  $l^2R$  losses and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a shielded inductor.

# R<sub>SNS2</sub> AND R<sub>IN2</sub> SELECTION FOR PEAK INDUCTOR CURRENT

The LT8228 sets the peak inductor current by selecting the current sense resistor  $R_{SNS2}$  and the input gain resistors  $R_{IN2}$ . To select a peak inductor current, start with finding the maximum current in the inductor. The LT8228 uses the same inductor for both the buck and boost mode operation. In buck mode, inductor current is the  $V_2$  output current and in boost mode, the inductor current is the  $V_2$  input current. For maximum inductor current in each mode, add the maximum average current and half the maximum peak-to-peak ripple current as shown in Equation 19.

 $I_{LMAXBUCK} = I_{V2P(LIM)} + \frac{1}{2} \frac{V_2 \cdot (V_{1(MAX)} - V_2)}{f \cdot L \cdot V_{1(MAX)}}$   $I_{LMAXBOOST} = (19)$   $I_{V2N(LIM)} + \frac{1}{2} \frac{V_2 \cdot (V_1 - V_2)}{f \cdot L \cdot V_1}$ 

where *f* is the switching frequency, L is the selected inductor value,  $I_{V2P(LIM)}$  is the buck mode  $V_2$  output current limit and  $I_{V2N(LIM)}$  is the boost mode  $V_2$  input current limit. ADI recommends setting the peak inductor current at least 20% to 30% above the higher maximum inductor current of the buck and boost modes. This ensures the maximum average current regulation is not affected by the peak inductor current limit in either mode of operation.

The inductor current is sensed using  $R_{SNS2}$  which is placed in series with the inductor. Current sense polarity is positive when current flows from the inductor to  $V_{2D}$ . Input gain resistors  $R_{IN2}$  are placed between  $R_{SNS2}$  and the positive and negative sense pins, SNS2P and SNS2N of the  $V_2$  bidirectional current sense amplifier CSA2 as shown in Figure 6. The figure shows the circuit operation




Figure 6.  $V_{2}\ Current\ Sense\ Amplifier\ Operation\ for\ Positive\ Inductor\ Current$ 

of CSA2 for positive inductor current. When there is no inductor current, both sense pins draw equal bias currents I<sub>B2</sub> through R<sub>IN2</sub>. As inductor current flows through R<sub>SNS2</sub>, CSA2 draws feedback current I<sub>CSA2</sub> to servo the SNS2P pin to the SNS2N pin voltage. The current through R<sub>SNS2</sub> is equal to the inductor current for inductor currents much larger than CSA2's bias and feedback currents. The peak inductor current I<sub>L(PEAK)</sub> is detected when I<sub>CSA2</sub> reaches 72.5µA typically. When the current through the sense resistor reverses direction, the current to servo the SNS2N pin to the SNS2P pin voltage. As a result, the peak inductor current is same in both buck and boost mode of operation.

High  $R_{SNS2}$  values improve current sense accuracy while low  $R_{SNS2}$  values improve efficiency. Input referred offset voltage of CSA2 is guaranteed across temperature to ±0.5mV at 50µA feedback current. Maximum power loss occurs at the peak inductor current. Select the value of  $R_{SNS2}$  so that the input referred offset voltage does not

affect current sense accuracy while minimizing power loss. ADI recommends a  $R_{SNS2}$  value that sets the voltage across  $R_{SNS2}$  at the peak inductor current between 50mV to 200mV. The power dissipation at the current sense amplifier should not exceed its power rating for all operating conditions.

Next, select  $R_{IN2}$  to set the peak inductor current limit according to Equation 20.

$$R_{IN2} = \frac{I_{L(PEAK)} \bullet R_{SNS2}}{72.5 \mu A}$$
(20)

The typical bias current into the SNS2P and SNS2N pins is 90 $\mu$ A. For input common mode voltage lower than 2.5V, the bias currents decrease and reverse polarity. When the input common mode voltage reaches 0V, the typical bias current is -50 $\mu$ A. Refer to the Input Bias Current curve in the Typical Performance Characteristics section for more information.

The current sense resistor  $R_{SNS2}$  and input gain resistors  $R_{IN2}$  are also used to sense the  $V_2$  output current in buck mode and  $V_2$  input current in boost mode. In buck mode, the sensed  $V_2$  output current is generated out of the ISET2P and IMON2 pins for output current regulation and monitoring. In boost mode, the sensed  $V_2$  input current is generated out of the ISET2N, ISHARE and IMON2 pins for output current regulation, sharing and monitoring. Refer to the ISET2P, ISET2N, ISHARE and IMON2 gain error curves in the Typical Performance Characteristics section for more information.

Additionally, the current sense resistor  $R_{SNS2}$  and input gain resistors  $R_{IN2}$  are used to sense BG or TG MOSFET short fault. During such short faults, the current through  $R_{SNS2}$  is higher than peak current. A short fault current is detected when  $I_{CSA2}$  reaches 105µA typically. Anytime such a fault is detected through  $R_{SNS2}$ , the LT8228 shuts down all four external N-channel MOSFETs, pulls the SS pin low, asserts the FAULT pin, IGND goes high impedance and reports the status at the REPORT pin. The part restarts after waiting 1024 switching clock cycles.

The CSA2 is internally compensated. Any capacitive load at the SNS2P and SNS2N affects the feedback compensation of the amplifier and makes it unstable.

# $R_{\mbox{\scriptsize SELECTION}}$ Selection for $\mbox{\scriptsize V}_2$ output current limit (buck mode)

In buck mode, V<sub>2</sub> output current limit is programmed by connecting a resistor  $R_{SET2P}$  from ISET2P to ground. The V<sub>2</sub> current sense amplifier CSA2 outputs current at the ISET2P pin that is proportional to the current ISNS2 flowing through the sense resistor  $R_{SNS2}$  as shown in Figure 7. The current through the sense resistor is equal to the V<sub>2</sub> output current for V<sub>2</sub> output currents much higher than CSA2's input bias current as stated in the  $R_{SNS2}$  and  $R_{IN2}$  Selection for Peak Inductor Current section.




Figure 7.  $V_2$  Input Current Limit Programming at ISET2P

During current limit, the LT8228 regulates the voltage at the ISET2P pin to the typical internal reference voltage of 1.21V. For V<sub>2</sub> output current limit  $I_{V2P(LIM)}$ , calculate  $R_{SET2P}$  according to Equation 21.

$$R_{SET2P} = \frac{R_{IN2} \bullet 1.21V}{R_{SNS2} \bullet I_{V2P(LIM)}}$$
(21)

For example, if the values of  $R_{SNS2}$  and  $R_{IN2}$  set to  $2m\Omega$  and 1.5k respectively, setting  $R_{SET2P}$  to 22.6k programs the V<sub>2</sub> output current limit to 40.1A. During current limit, current out of the ISET2P pin is 53.5µA.

The current at the ISET2P pin represents the inductor current. To ensure the current limit is set to the desired average current, a parallel capacitor  $C_{SET2P}$  to  $R_{SET2P}$  is required. The parallel capacitor  $C_{SET2P}$  reduces the ripple voltage at the ISET2P pin and duty cycle jitter due to noise. The capacitor  $C_{SET2P}$  should not be arbitrarily large as it will affect the stability of the current regulation loop is discussed in detail in the Regulation Loop and Stability section.

For applications such as battery charging and discharging, the V<sub>2</sub> output current limit is set according to the charge current requirement. If V<sub>2</sub> is connected to a current or resistive load, set the V<sub>2</sub> output current limit 10% to 20% above the maximum load current to allow for large transient events and I<sub>V2P(LIM)</sub> threshold variations. Dynamic current control can also be achieved through modulating the ISET2P pin resistance. Some dynamic methods include digital potentiometers or modulating the ground node of the ISET2P resistor using a DAC or injecting and subtracting current from the ISET2P node.

# $R_{\text{SET2N}}$ Selection for $V_2$ input current limit (boost mode)

In boost mode, V<sub>2</sub> input current limit is programmed by connecting a resistor  $R_{SET2N}$  from ISET2N to ground. The V<sub>2</sub> current sense amplifier CSA2 outputs current at the ISET2N pin that is proportional to the current ISNS2 flowing through the sense resistor  $R_{SNS2}$  as shown in Figure 8. The current through the sense resistor is equal to the V<sub>2</sub> input current for V<sub>2</sub> input currents much higher than CSA2's input bias and feedback currents as stated in the Peak Inductor Current section.

During current limit, the LT8228 regulates the voltage at the ISET2N pin to the typical internal reference voltage of 1.21V. For V<sub>2</sub> input current limit  $I_{V2N(LIM)}$ , calculate R<sub>SET2N</sub> according to Equation 22.

$$R_{SET2N} = \frac{R_{IN2} \bullet 1.21V}{R_{SNS2} \bullet I_{V2N(LIM)}}$$
(22)

For example, if the values of  $R_{SNS2}$  and  $R_{IN2}$  set to  $2m\Omega$  and 1.5k respectively, setting  $R_{SET2N}$  to 22.6k programs the  $V_2$  input current limit to 40A. During current limit, current out of the ISET2N pin is 53.5 $\mu$ A.

The current at the ISET2N pin represents the inductor current. To ensure the current limit is set to the desired average current, a parallel capacitor  $C_{SET2N}$  to  $R_{SET2N}$  is required. The parallel capacitor  $C_{SET2N}$  reduces the ripple voltage at the ISET2N pin and duty cycle jitter due to noise. The capacitor  $C_{SET2N}$  should not be arbitrarily large as it will affect the stability of the current regulation loop. Stability of the current regulation loop is discussed in detail in the Regulation Loop and Stability section.

For applications such as battery charging and discharging, the V<sub>2</sub> input current limit is set according to the discharge current requirement. If V<sub>1</sub> is connected to a current or resistive load, set the V<sub>2</sub> input current limit 10% to 20% above the maximum input current required to provide the maximum load current at V<sub>1</sub> to allow for large transient events and I<sub>V2N(LIM)</sub> threshold variations. Dynamic current control can also be achieved through modulating the ISET2N pin resistance. Some dynamic methods include digital potentiometers or modulating the ground node of the ISET2N resistor using a DAC or injecting and subtracting current from the ISET2N node.




Figure 8. V2 Input Current Limit Programming at ISET2N

### R<sub>MON2</sub> SELECTION FOR V<sub>2</sub> CURRENT MONITORING

The current out of IMON2 pin is equal to the absolute voltage across the current sense resistor  $R_{SNS2}$  divided by the value of the input sense resistor  $R_{IN2}$  as shown in Figure 9. This current represents  $V_2$  output current in buck mode and  $V_2$  input current in boost mode. Connecting a resistor  $R_{MON2}$ , from IMON2 to ground generates a voltage  $V_{MON2}$  for monitoring by an ADC. The maximum output voltage  $V_{MON2MAX}$  is typically set to be between 80% to 90% of the ADC input dynamic range. Limit  $V_{MON2MAX}$  to less than 2.5V. Calculate the value of  $R_{MON2}$  with Equation 23.

$$R_{MON2} = \frac{R_{IN2}}{I_{SNS2MAX} \bullet R_{SNS2}} V_{MON2MAX}$$
(23)

where  $I_{SNS2MAX}$  is the greater of the programmed  $V_2$  output current limit  $I_{V2P(LIM)}$  in buck mode and the programmed  $V_2$  input current limit  $I_{V2N(LIM)}$  in boost mode. A filtering capacitor  $C_{MON2}$  can be added to reduce ripple voltage at the IMON2 pin.

For positive current through  $R_{SNS2}$ ,  $V_2$  output current is less by CSA2's bias current. For negative current through  $R_{SNS2},\,V_2$  input current is greater by CSA2's bias and feedback currents. As a result, for low  $V_2$  currents, CSA2's

bias and feedback currents introduce error to the current monitor output IMON2.

### R<sub>SNS1</sub> AND R<sub>IN1</sub> SELECTION

The V<sub>1</sub> current sense resistor R<sub>SNS1</sub> and input gain resistor RIN1 are used to sense the V<sub>1</sub> input current in buck mode and V<sub>2</sub> output current in boost mode. R<sub>SNS1</sub> is placed between V1D and the drain of the top MOSFET. The V<sub>1</sub> current sense amplifier CSA1 operates similarly as the V<sub>2</sub> current sense amplifier as shown in Figure 10. For positive current through R<sub>SNS1</sub>, CSA1 draws feedback current I<sub>CSA1</sub> to servo the SNS1P pin to the SNS1N pin voltage. For negative current, CSA1 draws feedback current to servo the SNS1N pin to the SNS1P pin voltage. The current through R<sub>SNS1</sub> is equal to V<sub>1</sub> current for V<sub>1</sub> currents much larger than CSA1's bias and feedback currents.

The typical bias current into the SNS1P and SNS1N pins is 90 $\mu$ A. For input common mode voltage lower than 2.5V, the bias currents decrease and reverse polarity. When the input common mode voltage reaches 0V, the typical bias current is -50 $\mu$ A. Refer to the Input Bias Current curve in the Typical Performance Characteristics section for more information.




Figure 9.  $V_1 V_2$  Current Monitoring at IMON2




Figure 10. V<sub>1</sub> Current Sense Amplifier Operation for Positive Current

In buck mode, CSA1's feedback current is generated out of the ISET1P and IMON1 pins for input current regulation and monitoring. In boost mode, CSA1's feedback current is generated out of the ISET1N, ISHARE and IMON1 pins for output current regulation, sharing and monitoring. Refer to the ISET1P, ISET1N, ISHARE and IMON1 gain error curves in the Typical Performance Characteristics section for more information.

High R<sub>SNS1</sub> values improve current sense accuracy while low R<sub>SNS1</sub> values improve efficiency. Input referred offset voltage of CSA1 is guaranteed across temperature to ±0.5mV at 50µA feedback current. Select the value of R<sub>SNS1</sub> so that the input referred offset voltage does not affect current sense accuracy while minimizing power loss. The current through R<sub>SNS1</sub> is discontinuous in both buck and boost mode. the voltage across R<sub>SNS1</sub> is highest at the peak inductor current. However, power loss at the sense resistor depends on the peak inductor current, power stage duty ratio, and the capacitors at the R<sub>SNS1</sub> terminals. ADI recommends a R<sub>SNS1</sub> value that sets the maximum voltage across R<sub>SNS1</sub> to a value between 50mV to 200mV. The power dissipation at the current sense amplifier should not exceed its power rating for all operating conditions.

Next, select  $R_{IN1}$  to set the gain of the  $V_1$  current sense amplifier to maintain the following condition for current sense accuracy (see Equation 24).

$$R_{IN1} > \frac{I_{SNS1(MAX)} \bullet R_{SNS1}}{72.5\mu A}$$
(24)

Additionally, the current sense resistor  $R_{SNS1}$  and input gain resistors  $R_{IN1}$  are used to sense BG or TG MOSFET short fault. A short fault current is detected when  $I_{CSA1}$ reaches 120µA typically. Anytime such a fault is detected through  $R_{SNS1}$ , the LT8228 shuts down all four external N-channel MOSFETs, pulls the SS pin low, asserts the FAULT pin, IGND goes high impedance and reports the status at the REPORT pin. The part restarts after waiting 1024 switching clock cycles. The CSA1 is internally compensated. Any capacitive load at the SNS1P and SNS1N affects the feedback compensation of the amplifier and makes it unstable.

# $R_{\mbox{\scriptsize SET1P}}$ Selection for $V_1$ input current limit (buck mode)

In buck mode, V<sub>1</sub> input current limit is programmed by connecting a resistor  $R_{SET1P}$  from ISET1P to ground. The V<sub>1</sub> current sense amplifier CSA1 outputs current at the ISET1P pin that is proportional to the current ISNS1 flowing through the sense resistor  $R_{SNS1}$  as shown in Figure 11. The current through the sense resistor is equal to the V<sub>1</sub> input current for V<sub>1</sub> input currents much higher than CSA1's input bias and feedback currents as stated in the  $R_{SNS1}$  and  $R_{IN1}$  Selection section.

During current limit, the LT8228 regulates the voltage at the ISET1P pin to the typical internal reference voltage of 1.21tV. For V<sub>1</sub> output current limit  $I_{V1P(LIM)}$ , calculate  $R_{SET1P}$  according to Equation 25.

$$R_{SET1P} = \frac{R_{IN1} \bullet 1.21V}{R_{SNS1} \bullet I_{V1P(LIM)}}$$
(25)




Figure 11. V<sub>1</sub> Output Current Limit Programming at ISET1P

For example, if the values of  $R_{SNS1}$  and  $R_{IN1}$  set to  $2m\Omega$  and 1.5k respectively, setting  $R_{SET1P}$  to 37.4k programs the V<sub>1</sub> input current limit to 24.3A. During current limit, current out of the ISET1P pin is 32.4  $\mu$ A.

The current at the ISET1P pin represents the inductor when the top MOSFET is on during switching. The current is discontinuous with high slew rate. To ensure the current limit is set to the desired average current, a parallel capacitor  $C_{SET1P}$  to  $R_{SET1P}$  is required. The parallel capacitor  $C_{SET1P}$  reduces the ripple voltage at the ISET1P pin and duty cycle jitter due to noise. The capacitor  $C_{SET1P}$  should not be arbitrarily large as it will affect the stability of the current regulation loop. Stability of the current regulation loop is discussed in detail in the Regulation Loop and Stability section.

For applications such as battery charging and discharging, the V<sub>1</sub> input current limit is set according to the discharge current requirement. If V<sub>2</sub> is connected to a current or resistive load, set the V<sub>1</sub> input current limit 10% to 20% above the maximum input current required to provide the maximum load current at V<sub>2</sub> to allow for large transient events and I<sub>V1P(LIM)</sub> threshold variations. Dynamic current control can also be achieved through modulating the ISET1P pin resistance. Some dynamic methods include digital potentiometers or modulating the ground node of the ISET1P resistor using a DAC or injecting and subtracting current from the ISET1P node.

# $R_{\text{SET1N}}$ Selection for $V_1$ output current limit (boost mode)

In buck mode, V<sub>1</sub> output current limit is programmed by connecting a resistor  $R_{SET1N}$  from ISET1N to ground. The V<sub>1</sub> current sense amplifier CSA1 outputs current at the ISET1N pin that is proportional to the current ISNS1 flowing through the sense resistor  $R_{SNS1}$  as shown in Figure 12. The current through the sense resistor is equal to the V<sub>1</sub> output current for V<sub>1</sub> output currents much higher than CSA1's input bias current as stated in the  $R_{SNS1}$  and  $R_{IN1}$  Selection section.

During current limit, the LT8228 regulates the voltage at the ISET1N pin to the typical internal reference voltage

of 1.21V. For V<sub>1</sub> input current limit  $I_{V1N(LIM)}$ , calculate  $R_{SET1N}$  according to Equation 26.




Figure 12. V<sub>1</sub> Output Current Limit Programming at ISET1N

For example, if the values of  $R_{SNS1}$  and  $R_{IN1}$  set to  $2m\Omega$  and 1.5k respectively, setting  $R_{SET1N}$  to 88.7k programs the V<sub>1</sub> output current limit to 10.2A. During current limit, current out of the ISET1N pin is 13.6µA.

The current at the ISET1N pin represents the inductor when the top MOSFET is on during switching. The current is discontinuous with high slew rate. To ensure the current limit is set to the desired average current, a parallel capacitor  $C_{SET1N}$  to  $R_{SET1N}$  is required. The parallel capacitor  $C_{SET1N}$  reduces the ripple voltage at the ISET1N pin and duty cycle jitter due to noise. The capacitor  $C_{SET1N}$  should not be arbitrarily large as it will affect the stability of the current regulation loop. Stability of the current regulation Loop and Stability section.

For applications such as battery charging and discharging, the V<sub>1</sub> output current limit is set according to the charge current requirement. If V<sub>1</sub> is connected to a current or resistive load, set the V<sub>1</sub> output current limit 10% to 20% above the maximum load current to allow for large transient events and I<sub>V1P(LIM)</sub> threshold variations. Dynamic current control can also be achieved through modulating the ISET1N pin resistance. Some dynamic methods include digital potentiometers or modulating the ground node of the ISET1N resistor using a DAC or injecting and subtracting current from the ISET1N node.

#### **R**<sub>MON1</sub> SELECTION FOR V<sub>1</sub> CURRENT MONITORING

The current out of IMON1 pin is equal to the absolute voltage across the current sense resistor  $R_{SNS1}$  divided by the value of the input sense resistor  $R_{IN1}$  as shown in Figure 13. This current represents  $V_1$  input current in buck mode and  $V_1$  output current in boost mode. Connecting a resistor  $R_{MON1}$ , from IMON1 to ground generates a voltage  $V_{MON1}$  for monitoring by an ADC. The maximum output voltage  $V_{MON1MAX}$  is typically set to be between 80% to 90% of the ADC input dynamic range. Limit  $V_{MON1MAX}$  to less than 2.5V. Calculate the value of  $R_{MON1}$  with Equation 27.




Figure 13. V<sub>1</sub> Current Monitoring at IMON1

$$R_{MON1} = \frac{R_{IN1}}{I_{SNS1MAX} \bullet R_{SNS1}} V_{MON1MAX}$$
(27)

where  $I_{SNS1MAX}$  is the greater of the programmed V<sub>1</sub> input current limit  $I_{V1PLIM}$  in buck mode and the programmed V<sub>1</sub> output current limit  $I_{V1NLIM}$  in boost mode. A filtering capacitor C<sub>MON1</sub> can be added to reduce ripple voltage at the IMON1 pin.

For positive current through  $R_{SNS1}$ ,  $V_1$  input current is less by CSA1's bias and feedback currents. For negative current through  $R_{SNS1}$ ,  $V_1$  output current is greater by CSA1's bias current. As a result, for low  $V_1$  currents, CSA1's bias and feedback currents introduce error to the current monitor output IMON1.

# OUTPUT VOLTAGE, INPUT UNDERVOLTAGE AND OUTPUT OVERVOLTAGE PROGRAMMING

In buck mode, the LT8228 has a regulated V<sub>2D</sub> output voltage range of 1.21V to 100V. The output voltage is set by the ratio of two external resistors, R<sub>FB2A</sub> and R<sub>FB2B</sub>, at the FB2 pin as shown in Figure 14. The LT8228 servos the output to maintain the FB2 pin voltage at 1.21V referenced to ground. Calculate the output voltage using the formula in Figure 14. In boost mode, the LT8228 has a regulated V1D output voltage range of 1.21V to 100V. The output voltage is set by the ratio of two external resistors, R<sub>FB1A</sub> and R<sub>FB1B</sub>, at the FB1 pin. Calculate the V1D output voltage similarly to V<sub>2D</sub>.

In boost mode, the LT8228 has V<sub>2</sub> input undervoltage detection at the UV2 pin. The falling undervoltage threshold V<sub>2UVTH</sub> is set by the ratio of two external resistors, R<sub>UV2A</sub> and R<sub>UV2B</sub>, as shown in Figure 14. No DC current flows into the UV2 pin. Calculate the undervoltage threshold using the formula in Figure 14. In buck mode, the LT8228 has V<sub>1</sub> input undervoltage detection at the UV1 pin. The falling undervoltage threshold V<sub>1UVTH</sub> is set by the ratio of two external resistors, R<sub>UV1A</sub> and R<sub>UV1B</sub>. Calculate the undervoltage threshold similarly to V<sub>2UVTH</sub>. After the undervoltage threshold shave triggered, the rising thresholds increase by 100mV typically. If application does not require reverse voltage protection, the diode in series with the external resistors is not needed.

Rev. C




Figure 14. V<sub>2D</sub> and V<sub>1D</sub> Output Voltage, Input Undervoltage and Output Overvoltage Programming

The output overvoltage threshold is set about 10% higher than the output regulation voltage. In buck mode, the LT8228 has  $V_{2D}$  output overvoltage detection at the FB2 pin. The rising overvoltage threshold  $V_{2DOVTH}$  is set by the same ratio of the two external resistors,  $R_{FB2A}$  and  $R_{FB2B}$ , as shown in Figure 14. In boost mode, the LT8228 has V1D output overvoltage detection at the FB1 pin. The rising overvoltage threshold  $V_{1DOVTH}$  is set by the same ratio of the two external resistors,  $R_{FB1A}$  and  $R_{FB1B}$ , as shown in Figure 14. After the overvoltage thresholds have triggered, the falling thresholds decrease by 100mV typically.

# POWER MOSFET SELECTION AND EFFICIENCY CONSIDERATIONS

The LT8228 requires six external N-channel MOSFETs as shown in Figure 15: (1) the V<sub>1</sub> protection MOFSETs M1A and M1B, (2) the V<sub>2</sub> protection MOSFETs M4A and M4B, (3) the switching top MOSFET M2 and (4) the switching bottom MOSFET M3. M1B and M4B are optional if no inrush current control or protection against M3 short fault is not required. Important parameters for selecting the


MOSFETs are the breakdown voltage  $BV_{DSS}$ , threshold voltage  $V_{GS(TH)}$ , on-resistance  $R_{DS(ON)}$ , maximum power dissipation  $P_{D(MAX)}$  and safe operating area (SOA). For the switching MOSFETs M2 and M3, the miller capacitance  $C_{MILLER}$  is another important parameter. Since the selection criteria for choosing the protection MOSFETs and the switching MOSFETs are different, they are discussed in separate sections.


#### Protection MOSFETs (M1 and M4) Selection

The drain-to-source breakdown voltage  $BV_{DSS}$  of the protection MOSFETs M1 and M4 must be higher than the maximum drain-to-source voltage that might apply.

For the protection MOSFET M1A, the drain is connected to V1D. For the protection MOSFET M1B, the drain is connected to the V<sub>1</sub> Terminal. The sources of both M1A and M1B are connected to DS1. If V<sub>1</sub> is shorted to ground or connected to a reverse supply, M1A will be stressed by the V1D voltage. In buck start-up when V1D voltage is 0V, M1B will be stressed by the full supply voltage at V<sub>1</sub>. A single MOSFET configuration at the V<sub>1</sub> terminal will have the same maximum stress voltage as M1A.

For the protection MOSFET M4A, the drain is connected to  $V_{2D}$ . For the protection MOSFET M4B, the drain is connected to the  $V_2$  Terminal. The sources of both M4A and M4B are connected to DS2. If  $V_2$  is shorted to ground or connected to a reverse supply, M4A will be stressed by the  $V_{2D}$  voltage. In boost start-up when  $V_{2D}$  voltage is 0V, M4B will be stressed by the full supply voltage at  $V_2$ . A single MOSFET configuration at the  $V_2$  terminal will have the same maximum stress voltage as M4A.





# **APPLICATIONS INFORMATION**

The LT8228 drives the gates of the protection MOSFETs M1 and M4 to a typical value of 10V above their sources. Internal clamps limit the gate drives to 12V maximum across temperature. For applications with V<sub>1</sub> or V<sub>2</sub> voltages higher than 24V, an external Zener clamp must be added between the gate and source of M1 and M4 in order to not exceed the MOSFETs'  $V_{GS(MAX)}$  during extreme transients. This external Zener clamp can also be used to lower the gate drive voltage for use with logic-level MOSFETs. The DG1 and DG2 undervoltage thresholds are set at 5V typically. The gate drive should not be lower than 5.5V. Also, gate resistors  $R_{G1B}$  and  $R_{G4B}$  are necessary to prevent MOSFET parasitic oscillations and must be placed close to M1B and M4B respectively.

The MOSFETs' on-resistance,  $R_{DS(ON)}$ , directly affects the forward voltage drop and power dissipation. ADI recommends a forward voltage drop  $V_{FWD}$  of 100mV or less for reduced power dissipation. Ensure that the  $R_{DS(ON)}$  of the MOSFETs meet the Equation 28 condition.

$$R_{DS(ON)} < \frac{V_{FWD}}{I_{M1,4(MAX)}}$$
(28)

where  $I_{M1,4(MAX)}$  is the maximum current through M1 or M4. The higher of the V<sub>1</sub> input and output current limit is the maximum current through M1. The higher of the V<sub>2</sub> input and output current limit is the maximum current through M4.

Next, calculate the maximum power dissipation of the protection MOSFETs according to Equation 29.

$$P_{DM1,4(MAX)} = I^2 M1,4(MAX) \bullet R_{DS(ON)}$$
 (29)

The maximum power dissipation of M1 and M4 should be lower than the power dissipation parameter given in the MOSFET's data sheet. Give careful consideration to the temperature effect of the MOSFET's  $R_{DS(ON)}$  and  $P_{D(MAX)}$ parameter given in the Typical Characteristics curves in the MOSFET's data sheet to ensure the operation of the MOSFETs in their safe operating area. Multiple MOSFETs can be used in parallel to lower  $R_{DS(ON)}$  and meet power and thermal requirements. In buck start-up, when DG1 is turned on, inrush current flows from  $V_1$  to charge  $C_{DM1}$  and  $C_{DM2}$ . During the inrush current, M1B is stressed by the full supply voltage. Control the inrush current to maintain M1B is its safe operating area. In boost start-up, when DG2 is turned on, inrush current flows from  $V_2$  to charge  $C_{DM4}$  and CDM2. During the inrush current, M4B is stressed by the full supply voltage. Control the inrush current to maintain M4B is its safe operating area. In addition, when DG1 is turned on in boost mode, inrush current flows from V1D to  $V_1$  terminal to charge the output load till  $V_1$  and V1D voltages are equal. During this in-rush period, M1A is stressed by the voltage at V1D. M1A is again stressed in boost mode if V<sub>1</sub> is shorted to ground. The LT8228 employs an adjustable timer feature to maintain M1A in its safe operating area. Refer to the Inrush Current Control section for more information.

#### Switching MOSFETs (M2 and M3) Selection

The most important parameter for the switching MOSFETs M2 and M3 in high voltage applications is the breakdown voltage  $BV_{DSS}$ . Both the top gate and bottom MOSFETs will see maximum input voltage plus any additional ringing on the switch node across their drain-to-source during their off-time. Therefore, the MOSFETs must be chosen with the appropriate breakdown specification.

Since most MOSFETs in the 60V to 100V range have higher thresholds (typically  $V_{GS(TH)} \ge 4V$ ), the LT8228 is designed with a 10V gate drive supply at the DRV<sub>CC</sub> pin. The M2 and M3 must satisfy the 10V maximum VGS requirement.

It is also important to consider power dissipation when selecting power MOSFETs. Power dissipation must be limited to improve the system efficiency and avoid overheating that might damage the MOSFETs. The parameters that determine the power dissipation includes on-resistance  $R_{DS(ON)}$ , input voltage, output voltage, maximum output current, and Miller capacitance  $C_{MILLER}$ .

In buck mode, V1D is the input voltage and  $V_{2D}$  is the output voltage. M2 is the main switch and M3 is the synchronous switch. In boost mode,  $V_{2D}$  is the input voltage and V1D is the output voltage. M3 is the main switch and M2 is the synchronous switch.

Rev. C

Miller capacitance C<sub>MILLER</sub> is the most important selection criteria for determining the transition loss in the main switch MOSFET but is not directly specified on MOSFET manufacturer's data sheets. However, it can be approximated from the gate charge curve usually provided on the MOSFET data sheet. The curve is generated by forcing a constant input current into the gate of a common source, current source loaded stage and then plotting the gate voltage versus time as shown in Figure 16. The initial slope is the effect of the gate-to-source and the gateto-drain capacitance. The flat portion of the curve is the result of the Miller multiplication effect of the drain-togate capacitance as the drain drops the voltage across the current source load. The upper sloping line is due to the drain-to-gate accumulation capacitance and the gateto-source capacitance. The Miller charge (the increase in coulombs on the horizontal axis from a to b, while the curve is flat) is specified for a given  $V_{DS}$  drain voltage, but can be adjusted for different V<sub>DS</sub> voltages by multiplying by the ratio of the application  $V_{DS}$  to the curve specified VD<sub>S</sub> values. A way to estimate the C<sub>MILLER</sub> term is to take the change in gate charge from points a to b on a manufacturers data sheet and divide by the stated VDS voltage specified.

In buck and boost modes, the power dissipation equation for M2 and M3 are different as they swap roles between the main switch and the synchronous switch of the power stage. The MOSFET power dissipations in buck mode at maximum output current are given by Equation 30.




Figure 16. Gate Charge Characteristics and Miller Capacitance Calculation

$$P_{M2(BUCK)} = \frac{V_{2D}}{V_{1D}} \bullet (I_{V2,MAX})^2 \bullet (1+\delta) R_{DS(ON)} + V_{1D}^2 \\ \bullet \frac{I_{V2,MAX}}{2} \bullet R_{DR} \bullet C_{MILLER} \\ \bullet \left[ \frac{1}{V_{DRVCC} - V_{TH(IL)}} + \frac{1}{V_{TH(IL)}} \right] f$$
(30)  
$$P_{M3(BUCK)} = \frac{V_{1D} - V_{2D}}{V_{1D}} \bullet (I_{V2,MAX})^2 \bullet (1+\delta) R_{DS(ON)}$$

In boost mode, the power dissipation at maximum current is given by Equation 31.

$$P_{M2(BOOST)} = \frac{V_{2D}}{V_{1D}} \bullet (I_{V1,MAX})^2 \bullet (1+\delta) R_{DS(ON)}$$

$$P_{M3(BOOST)} = \frac{(V_{1D} - V_{2D}) \bullet V_{1D}}{V_{2D}^2} \bullet (I_{V1,MAX})^2 \qquad (31)$$

$$\bullet (1+\delta) R_{DS(ON)} + k \bullet I_{V1,MAX} \bullet \frac{V_{2D}^3}{V_{1D}}$$

$$\bullet C_{MILLER} \bullet f$$

Here  $\delta$  is the temperature coefficient of  $R_{DS(ON)}$ , and  $R_{DR}$  is the effective top driver resistance approximately 1.5 $\Omega$  at  $V_{GS} = V_{MILLER}$ . The term  $(1 + \delta)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(ON)}$  vs temperature curve but  $\delta$  equal to 0.6%/°C multiplied by the temperature difference can be used as an approximation for high voltage MOSFETs.  $V_{TH(IL)}$  is the typical gate threshold voltage specified in the power MOSFET data sheet. The constant k, which accounts for the loss caused by reverse recovery current, is proportional to the gate drive current and has an empirical value of 1.7.  $C_{MILLER}$  is the calculated capacitance using the gate charge curve from the MOSFET data sheet and the technique described above.

In buck mode, both MOSFETs have I<sup>2</sup>R losses while the main switch MOSFET M2 has an additional term for transition loss that increases as  $V_{1D}$  voltage increases. For low  $V_{1D}$  voltages, larger MOSFETs (lower  $R_{DSON}$ ) generally improve efficiency at high currents. For high  $V_{1D}$  voltages, a smaller MOSFET (higher  $R_{DSON}$ , lower  $C_{MILLER}$ ) for the main switch may provide higher efficiency due to the transition loss dominating the I<sup>2</sup>R loss. The synchronous switch MOSFET M3 losses are greater at higher  $V_{1D}$  voltages when the top MOSFET duty cycle factor is lower or during a short-circuit when the synchronous switch is on close to 100% of the switching period.

In boost mode, both MOSFETs have I<sup>2</sup>R losses while the main switch bottom MOSFET M3 has an additional term for transition loss that increases as V<sub>2D</sub> voltage decreases. For high V<sub>2D</sub> voltages, larger MOSFETs (lower R<sub>DSON</sub>) generally improve efficiency at high currents. For low V<sub>2D</sub> voltages, a smaller MOSFET (higher R<sub>DSON</sub>, lower C<sub>MILLER</sub>) for the main switch may provide higher efficiency due to the transition loss dominating the I<sup>2</sup>R loss. The synchronous switch MOSFET M2 losses are greater at higher V<sub>2D</sub> voltages when the top MOSFET duty cycle factor is lower or during overvoltage when the synchronous switch is on close to 100% of the switching period.

In typical LT8228 applications,  $V_{1D}$  is higher than  $V_{2D}$  as  $V_{1D}$  is the buck input and boost output while  $V_{2D}$  is the buck output and boost input respectively. As a result, buck mode demands a smaller M2 (higher  $R_{DSON}$  but lower  $C_{MILLER}$ ) while boost mode demands a larger M2 (lower  $R_{DSON}$ ). Similarly, buck mode demands a larger M3 (lower  $R_{DSON}$ ) while boost mode demands a smaller M3 (higher  $R_{DSON}$ ) while boost mode demands a smaller M3 (higher  $R_{DSON}$ ) but lower  $C_{MILLER}$ ). Select top MOSFET M2 and bottom MOSFET M3 to optimize efficiency in both buck and boost modes.

Multiple MOSFETs can be used in parallel to lower  $R_{DS(ON)}$  to meet the current and thermal requirements of the application. The LT8228 contains large low impedance drivers capable of driving large gate capacitances

without significantly slowing transition times. When driving MOSFETs with very low gate charge, it is sometimes helpful to slow down the drivers by adding small gate resistors ( $2\Omega$  or less) to reduce switch node ringing and EMI caused by fast switch node transitions.

#### **OPTIONAL SCHOTTKY DIODE (D2 AND D3) SELECTION**

In buck mode, the body diode of the bottom MOSFET M3 conducts during the transition time when the main switch MOSFET M2 turns off and the synchronous switch MOSFET M3 turns on. As the M3 body diode conducts during this dead time, it stores charge. A Schottky diode D3 is placed in parallel to bottom MOSFET M3 as shown in the Block Diagram section to significantly reduce reverse recovery current due to the body diode conduction which improves the system efficiency and lowers power dissipation at M3. Similar to the buck mode, the body diode of the top MOSFET M2 conducts during the transition time in boost mode when the main switch bottom MOSFET M3 is turning off and the synchronous switch top MOSFET M2 is turning on. A Schottky diode D2 is placed in parallel to top MOSFET M2 as shown in the Block Diagram section to reduce the reverse recovery current, improve system efficiency and lowers power dissipation at M2.

In order for the diode to be effective, the inductance between it and the switch must be as small as possible, mandating that these components be placed adjacently. For applications with  $V_{1D}$  voltages typically greater than 40V, avoid Schottky diodes with excessive reverse leakage currents particularly at high temperatures. Some ultralow  $V_F$  diodes will trade off increased high temperature leakage current for reduced forward voltage. The combination of high reverse voltage and current can lead to selfheating of the diode. Besides reducing efficiency, this can increase leakage current which increases temperatures even further. Choose packages with lower thermal resistance to minimize self-heating of the diodes.

#### TOP MOSFET DRIVER SUPPLY (C<sub>BST</sub>, D<sub>BST</sub>)

An external bootstrap capacitor,  $CB_{ST}$ , connected from the SW to the BST pins, supplies the gate drive voltage for the top MOSFET M2. When the switch node is low,  $DRV_{CC}$  charges this capacitor through an external diode  $D_{BST}$ . When M2 turns on, the switch node rises to V<sub>1</sub> and the BST pin rises to approximately V<sub>1</sub> +  $DRV_{CC}$ . The boost capacitor needs to store about 100 times the gate charge required by the top MOSFET. In most applications a 0.1µF to 0.47µF X5R or X7R dielectric capacitor is adequate.

The reverse breakdown of the external diode,  $D_{BST}$ , must be greater than  $V_{1(MAX)}$ . Another important consideration for the external diode is its reverse recovery and reverse leakage, either of which may cause excessive reverse current flow at full reverse voltage. If the reverse current times the reverse voltage exceeds the maximum allowable power dissipation, the diode may get damaged. For best results, use a diode that has very fast recovery and low leakage.

#### POWER PATH CAPACITOR SELECTION

#### Capacitor Selection at $V_1$ ( $C_{V1}$ , $C_{DM1}$ and $C_{DM2}$ )

In applications where the V<sub>1</sub> terminal is connected to a voltage source or load through long conducting wires, parasitic wire inductance and C<sub>DM1</sub> form a high-Q LC resonant tank circuit. During a large V<sub>1</sub> transient such as a short, the resonant frequency creates large voltage oscillations at V<sub>1</sub>. In this case, V<sub>1</sub> goes negative which turns off the V<sub>1</sub> protection MOSFET M1. To prevent the drain-to-source voltage breakdown of M1, add a bypass capacitor, C<sub>V1</sub>, with series resistance at V<sub>1</sub> which dampens the resonant circuit. Since high ESR capacitors such as




Figure 17. Power Path Capacitor Selection at  $V_1$  and  $V_2$ 

aluminum electrolytic cannot tolerate negative voltages, use low ESR ceramic capacitors with additional resistors in series.

The drain of the top MOSFET M2 is the input of the buck power stage and output of the boost power stage. The capacitor at this node,  $C_{DM2}$ , and at  $V_{1D}$ ,  $C_{DM1}$  serve as input bypass capacitors in buck mode and output filtering capacitors in boost mode. R<sub>SNS1</sub> connected between the drain of M2 and V<sub>1D</sub> is used to monitor and regulate in the V<sub>1</sub> input and output current. RS<sub>NS1</sub> is also used to sense the instantaneous current through M2 for MOSFET short detection. Due to their relative placement in the board, R<sub>SNS1</sub> does not sense the M2 instantaneous current coming out of C<sub>DM2</sub>. Thus, any capacitance at C<sub>DM2</sub> hinders LT8228's MOSFET short detection capability. On the other hand, capacitance of C<sub>DM2</sub> is needed to reduce the EMI and AC energy in the hot loop. The capacitance distribution between C<sub>DM1</sub> and C<sub>DM2</sub> needs to ensure effective MOSFET short detection as well as low EMI and AC energy dissipation.

The current through the top MOSFET M2 is discontinuous in both buck and boost modes. In buck continuous mode operation, the drain current of the top MOSFET is approximately a square wave of duty cycle  $V_{2D}/V_{1D}$  which is instantaneously supplied by  $C_{DM1}$  and  $C_{DM2}$ . To prevent large input voltage transients in buck mode, use a low ESR capacitor sized for the maximum RMS current through the top MOSFET M2, I<sub>RMS</sub>, given by Equation 32.

$$I_{\rm RMS} = I_{\rm V2(MAX)} \bullet \frac{V_{2D}}{V_{1D}} \sqrt{\frac{V_{1D}}{V_{2D}}} - 1$$
 (32)

where  $I_{V2(MAX)}$  is the maximum output current in buck mode. This formula has a maximum when the  $V_{1D}$  voltage is twice the regulated  $V_{2D}$  voltage, where  $I_{RMS}$  is half of  $I_{V2(MAX)}$ . This simple worst-case condition is commonly used for design. Note that the ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required.

 $C_{DM1}$  and  $C_{DM2}$  also serves as the output filtering capacitors in boost mode to reduce the ripple voltage caused by the discontinuous current through the top MOSFET M2. For boost mode, the effects of ESR and the bulk capacitance must be considered when choosing the capacitor for a given output ripple voltage. The maximum steady-state ripple voltage due to charging and discharging the bulk capacitance is given by Equation 33.

$$\Delta V_{\text{BULK}} = \frac{I_{V1(\text{MAX})} \bullet (V_{1D} - V_{2D(\text{MIN})})}{C_{DM2} \bullet V_{1D} \bullet f}$$
(33)

where  $I_{V1(MAX)}$  is the maximum output current in boost mode and f is the switching frequency. The steady-state ripple due to the voltage drop across the ESR is given by Equation 33.

$$\Delta V_{\text{ESR}} = I_{L(\text{MAX})} \bullet \text{ESR}$$
(34)

where  $I_{L(MAX)}$  is the maximum inductor current in boost mode. The voltage ripple at the drain of the top MOSFET M2 is the total ripple caused by the buck capacitance and ESR. Low ESR tantalum and OS-CON capacitors are typically not available in voltages above 35V. Therefore, ceramics or aluminum electrolytics must be used for high V<sub>1</sub> and V<sub>2</sub> voltages.

Give extra consideration to the use of ceramic capacitors. Manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients. The X5R and X7R dielectrics yield much more stable characteristics and are more suitable for use as the C<sub>DM2</sub> capacitor.

The X7R type works over a wider temperature range and has better temperature stability, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance changes due to DC bias are less with X5R and X7R capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress is induced by vibrations in the system or thermal transients. The resulting voltages produced can cause appreciable amounts of noise.

A combination of aluminum electrolytic capacitors and ceramic capacitors are typically needed to meet the size or height requirements in a design. When used together, the percentage of RMS current that will flow through the aluminum electrolytic capacitor is given by Equation 35.

$$\%I_{\text{RMS,ALUM}} \approx \frac{100\%}{\sqrt{1 + \left(8 \bullet f \bullet C_{\text{CER}} \bullet \left(R_{\text{ESR}(\text{ALUM})}\right)\right)^2}} \quad (35)$$

where  $R_{ESR(ALUM)}$  is the ESR of the aluminum electrolytic capacitor and  $C_{CER}$  is the overall capacitance of the ceramic capacitors. This reduces the RMS current at  $C_{DM2}$  allowing smaller capacitance. The ESR of the aluminum electrolytic capacitors helps to dampen the high Q of the ceramic, minimizing ringing. Additionally, it provides the bulk capacitance for supplies with high source impedance such as batteries.

Ensure the capacitor selection of  $C_{DM1}$  and  $C_{DM2}$  satisfies both the buck and boost requirements for RMS current and output ripple voltage respectively.

#### Capacitor Selection at $V_2$ (C<sub>DM4</sub> and C<sub>V2</sub>)

The drain of the V<sub>2</sub> protection MOSFET M4 is the input of the boost power stage and the output of the buck power stage. The capacitor  $C_{DM4}$  serves as an output filtering capacitor in buck mode and as an input bypass capacitor in boost mode. The current through the V<sub>2</sub> protection MOSFET M4 is continuous in both buck and boost modes.

In buck mode, the selection of  $C_{DM4}$  is primarily determined by the ESR required to minimize output ripple voltage followed by filtering and RMS current rating requirements. The output ripple voltage ( $\Delta V_{2D}$ ) is approximately equal to Equation 36.

$$\Delta V_{2D} = \Delta I_{L} \bullet \left( \text{ESR} + \frac{1}{8 \bullet f \bullet C_{DM4}} \right)$$
(36)

Since  $\Delta_{IL}$  increases with input voltage, the output ripple is highest at maximum input voltage. ESR also has a significant effect on the load transient response. Fast load transitions at the output will appear as voltage across the ESR of C<sub>DM4</sub> until the feedback loop in the LT8228 can change the inductor current to match the new load current value. Typically, once the output ripple voltage requirement is satisfied, the capacitance is adequate for filtering and has the required RMS current rating.

In boost mode, the minimum required value of  $C_{DM4}$  is a function of the source impedance at  $V_2$ , and typically the higher the source impedance, the higher the required capacitance. The required amount of boost input capacitance is also greatly affected by the duty cycle. High output current applications that also experience high duty cycles can place great demands on the input supply, both in terms of DC current and ripple current.

As with  $C_{DM2}$ ,  $C_{DM4}$  needs to satisfy both the buck and boost requirements for output ripple voltage and source impedance, respectively. A combination of aluminum electrolytic capacitors and ceramic capacitors are typically needed to meet the size or height requirements in a design.

In applications where the V<sub>2</sub> terminal is connected to a voltage source or load through long conducting wires, parasitic wire inductance and  $C_{DM4}$  form a high-Q LC resonant tank circuit. During a large V<sub>2</sub> transient such as a short, the resonant frequency creates large voltage oscillations at V<sub>2</sub>. In this case, V<sub>2</sub> goes negative which turns off the V<sub>2</sub> protection MOSFET M4. To prevent the drain-to-source voltage breakdown of M4, add a bypass capacitor,  $C_{V2}$ , at V<sub>2</sub> with series resistance R<sub>V2</sub> which dampens the resonant circuit. Since high ESR capacitors such as aluminum electrolytic cannot tolerate negative

voltages, use low ESR ceramic capacitors with additional resistors in series.

#### LOOP COMPENSATION

There are three feedback loops to consider in both buck and boost modes when setting up the compensation for the LT8228. The loops are (1) the output voltage loop, (2) the output current limit loop and (3) the input current limit loop. In buck mode, the LT8228 uses an internal transconductance error amplifier EA2 to regulate V<sub>2D</sub> output voltage,  $V_2$  output current limit and  $V_1$  input current limit. The error amplifier output V<sub>C2</sub> compensates the buck mode voltage and current limit loops. In boost mode, the LT8228 uses a separate transconductance error amplifier EA1 to regulate  $V_{1D}$  output voltage,  $V_1$  output current limit and  $V_2$  input current limit. The error amplifier output  $V_{C1}$ compensates the boost mode voltage and current loops. Separate compensation pins allow individual optimization of both buck and boost modes. The voltage loop stability is determined by the inductor value, the current sense resistor and its input gain resistors, the output capacitance, the load current and the V<sub>C</sub> compensation resistor and capacitor. The current loop stability is determined by the inductor value, the ISFT resistor and its capacitor, and the V<sub>C</sub> compensation resistor and capacitor. The inductor, current sense resistor, input gain resistors, output capacitor and I<sub>SET</sub> resistors have been chosen based on performance, size and cost as discussed in the previous sections. The V<sub>C</sub> compensation resistor and capacitor and the I<sub>SET</sub> capacitor are set to optimize the voltage and current loop response and stability.

Buck mode compensation consists of a resistor  $R_{C2}$  and a capacitor  $C_{C2}$  connected in series between the VC2 pin and ground. An optional parallel capacitor can also be connected between the VC2 pin and ground to filter high frequency noise. Set  $R_{C2}$  and  $C_{C2}$  based on the  $V_{2D}$  voltage loop stability. For typical buck mode applications, a 10nF compensation capacitor  $C_{C2}$  is adequate. Lowering the compensation capacitance increases the bandwidth of the loop. However, higher bandwidth may make the loop unstable due to the LC output filer pole. Higher  $CC_2$  value might be needed for stability if the output capacitance at  $V_{2D}$  is reduced. The series resistor  $R_{C2}$  is used to increase

the slew rate of the VC2 pin to maintain tighter regulation of the output current during a load or input transient. If the resistance is too high, the loop gets unstable whereas if it is too low, the transient response is too slow. For typical buck mode applications, setting  $R_{C2}$  to  $2k\Omega$  is a good starting point. Initially use an "R/C box" to quickly iterate towards the final compensation value where the bandwidth is highest with sufficient phase margin. Check the loop stability at no load, maximum load, and all points in between over the entire input voltage range with 20% variation on the compensation values.

Once the  $R_{C2}$  and  $C_{C2}$  are set, select the  $I_{SET}$  capacitors next. Since the output capacitance is not part of the current loops; the typical output impedance of 1Meg at the VC2 pin with  $C_{C2}$  is the dominant pole in the loop. Set the ISET1P and ISET2P capacitors so that the pole formed by the ISET pin resistor and capacitor does not make the loop unstable.

Similarly, boost mode compensation consists of a resistor  $R_{C1}$  and a capacitor  $C_{C1}$  connected in series between the VC1 pin and ground. An optional parallel capacitor can also be connected between the VC1 pin and ground to filter high frequency noise. Set  $R_{C1}$  and  $C_{C1}$  based on the  $V_{1D}$  voltage loop stability. For typical boost mode applications, a 4nF compensation capacitor  $C_{C1}$  is adequate. Lowering the compensation capacitance increases the bandwidth of the loop. However, higher bandwidth may

make the loop unstable due to the LC output filer pole. Higher  $C_{C1}$  value might be needed for stability if the output capacitance at  $V_{1D}$  is reduced. The series resistor  $R_{C1}$  is used to increase the slew rate of the VC1 pin to maintain tighter regulation of the output current during a load or input transient. If the resistance is too high, the loop gets unstable whereas if it is too low, the transient response is too slow. For typical boost mode applications, setting  $R_{C1}$ to 8k is a good starting point. Initially use an "R/C box" to quickly iterate towards the final compensation value where the bandwidth is highest with sufficient phase margin. Check the loop stability at no load, maximum load, and all points in between over the entire input voltage range with 20% variation on the compensation values.

Once the  $R_{C1}$  and  $C_{C1}$  are set, select the  $I_{SET}$  capacitors next. Since the output capacitance is not part of the current loops; the typical output impedance of 1Meg at the VC1 pin with  $C_{C1}$  is the dominant pole in the loop. Set the ISET1N and ISET2N capacitors so that the pole formed by the ISET pin resistor and capacitor does not make the loop unstable.

#### **INRUSH CURRENT CONTROL**

In buck start-up, when DG1 is turned on, inrush current flows from V<sub>1</sub> to charge  $C_{DM1}$  and  $C_{DM2}$ . During the inrush current, M1B is stressed by the full supply voltage at V<sub>1</sub>. Unless the inrush current is controlled, M1B




Figure 18. Input Inrush Current Control

operates outside its SOA and gets damaged. The LT8228 limits the inrush current by controlling the DG1 pin voltage slew rate. As shown in Figure 18, the compensation resistor  $R_{DG1}$  and capacitor  $C_{DG1}$  are used for this purpose. At start-up, a 10µA pull-up current charges DG1, pulling up both M1A and M1B gates. M1B operates as a source follower and Equation 37.

$$I_{\text{INRUSH,BUCK}} = \frac{10\mu\text{A} \bullet (\text{C}_{\text{DM1}} + \text{C}_{\text{DM2}})}{\text{C}_{\text{DG1}}}$$
(37)

In typical applications, a  $C_{DG1}$  of 6.8nF and  $R_{DG1}$  of 10k $\Omega$  is recommended. Carefully consider the SOA of M1B to ensure it can withstand the maximum stress applied by maximum voltage at V<sub>1</sub> and inrush current I<sub>INRUSH.BUCK</sub>.

In boost start-up, when DG2 is turned on, inrush current flows from V<sub>2</sub> to charge C<sub>DM4</sub>, C<sub>DM2</sub> and <sub>CDM1</sub>. During the inrush current, M4B is stressed by the full supply voltage at V<sub>2</sub>. Unless the inrush current is controlled, M4B operates outside its SOA and gets damaged. The LT8228 limits the inrush current by controlling the DG2 pin voltage slew rate. As shown in Figure 18, the resistor R<sub>DG2</sub> and capacitor C<sub>DG2</sub> are used for this purpose. At start-up, a 10µA pull-up current charges DG2, pulling up both M4A and M4B gates. M4B operates as a source follower and Equation 38.

$$I_{\text{INRUSH,BOOST}} = \frac{10\mu\text{A} \bullet (\text{C}_{\text{DM1}} + \text{C}_{\text{DM2}} + \text{C}_{\text{DM4}})}{\text{C}_{\text{DG2}}}$$
(38)

In typical applications, a  $C_{DG2}$  of 3.3nF and  $R_{DG1}$  of 10k is recommended. Carefully consider the SOA of M4B to ensure it can withstand the maximum stress applied by maximum voltage at V<sub>2</sub> and inrush current I<sub>INRUSH.BOOST</sub>.

In boost mode, DG2 is charged first which charged  $V_{2D}$  to  $V_2$  and  $V_{1D}$  higher than  $V_{2D}$ . When DG2 voltage exceeds it undervoltage threshold, DG1 starts charging. Inrush current flow from  $V_{1D}$  to charge the load at  $V_1$ . Similar to buck mode, the boost output inrush current is limited by capacitor  $C_{DG1}$ . M1A operates as a source follower and Equation 39.

$$I_{\text{INRUSH,BOOST,OUTPUT}} = \frac{10\mu\text{A} \bullet (\text{C}_{\text{V1}})}{\text{C}_{\text{DG1}}}$$
(39)

In buck mode, there is no output inrush current as  $V_{2D}$  is OV as DG2 starts charging. However, if the  $V_2$  is pre-biased at start-up, output inrush current flows from  $V_2$  to  $V_{2D}$  which is similar to input inrush current in boost mode.

#### **BOOST OUTPUT SHORT PROTECTION AND TIMER**

#### Boost Output V<sub>1</sub> Short Current Control

In boost mode when V<sub>1</sub> drops below V<sub>2</sub> due to excessive load or V<sub>1</sub> is shorted to ground, the output current cannot be regulated through the switching MOSFET due to the body diode of the TG MOSFET M2. Unlike other boost controllers that cannot limit current under such conditions, the LT8228 limits the output short current using the V<sub>1</sub> protection MOSFET M1 (M1A is dual MOSFET configuration). As shown in Figure 19, the LT8228 senses the output current across the resistor R<sub>SNS1</sub> and outputs a proportional current at the ISET1N pin. M1 limits the output current so that the ISET1N pin voltage is 1.4V by controlling DG1. The output short current I<sub>V1,SHORT</sub> is set according to Equation 40.

$$I_{V1,SHORT} = \frac{R_{IN1}}{R_{SNS1} \bullet R_{SET1N}} \bullet 1.4V$$
(40)

The current limit can be lowered by injecting additional current into the ISET1N pin or by dynamically increasing the I<sub>SET1N</sub> resistor. As the ISET1N pin voltage is regulated above the typical switching current limit reference during  $V_1$  short current control, the boost  $V_1$  output current limit loop stops the LT8228's switching. This also ensures that V<sub>1</sub> output short current control has no interference during V<sub>1</sub> output current limit in boost mode. If dual back-to-back MOSFET configuration is used, external compensation resistor R<sub>DG1</sub> and capacitor C<sub>DG1</sub> are used to stabilize the V<sub>1</sub> output short current control loop. R<sub>DG1</sub> and capacitor C<sub>DG1</sub> are connected in series from DG1 to ground in dual back-to-back MOSFET configuration. In single MOSFET configuration, they are placed across the DG1 and DS1 pins (the gate and source of the V<sub>1</sub> protection MOSFET M1). C<sub>DG1</sub> is already set to limit the inrush current. Set  $R_{DG1}$  to cancel the pole created by  $R_{SET1N}$  and  $C_{SFT1N}.$ 




Figure 19. M1 Protection During Output Short in Boost Mode

#### **Overcurrent Fault and Fault Timer**

During the V<sub>1</sub> output short current control period, M1 or M1A is stressed by the V<sub>1D</sub> voltage which can be as high as V<sub>2</sub> supply. Coupled with the current set by ISET1N, the energy dissipation at M1 might take it out of its safe operating area (SOA). To keep M1 operating in its SOA, the LT8228 includes an overcurrent fault detection and an adjustable fault timer. An overcurrent fault occurs when the current limit circuitry at ISET1N has been engaged for longer than the timeout delay set by the timer capacitor at the TMR pin and V<sub>1D</sub> is higher than V<sub>1</sub> (sensed using DS1) by 500mV. The DG1 pin is then immediately pulled low by 80mA to the DS1 pin, turning off the M1. After the fault condition has disappeared and a cool down period

has transpired, the DG1 pin is allowed to pull back up and turn on the protection MOSFET M1.

Connecting a capacitor from the TMR pin to ground sets the delay period before the MOSFET M1 is turned off during an overcurrent fault condition. The same capacitor also sets the cool down period before M1 is allowed to turn back on after the fault condition has disappeared. The current limit circuitry at ISET1N engages when the ISET1N voltage is higher than 1.3V (Refer to the ISET1N inrush current limit threshold curve in the Typical Performance Characteristics section). Once the current limit circuitry at ISET1N has engaged, a current source charges up the TMR pin. The current level varies depending on the voltage drop across the V1D pin and the DS1

pin, corresponding to the MOSFET M1's or M1A's VDS. The on time is inversely proportional to the voltage drop across the MOSFET. This scheme therefore takes better advantage of the available safe operating area (SOA) of the MOSFET than would a fixed timer current.

During an overcurrent fault, the timer current starts at  $10\mu$ A with 0.5V of V<sub>1D</sub> - V<sub>1</sub> and increases to 210 $\mu$ A with 100V of V<sub>1D</sub> - V<sub>2</sub> (see Figure 20 and Equation 41).

 $I_{\text{TMR}(\text{UP})\text{OC}} = 10\mu\text{A} + 2[\mu\text{A}/\text{V}] \cdot (V_{1\text{D}} - V_1 - 0.5\text{V})$  (41)




Figure 20. Fault Timer Current of the LT8228

This arrangement allows the pass device to turn off faster during an overcurrent event with high  $V_{DS}$  voltage at M1, since more power is dissipated. Refer to the Typical Performance Characteristics section for the timer current at different  $V_{1D} - V_1$  in overcurrent events.

When the voltage at the TMR pin crosses the 1.4V threshold, the pass device M1 turns off immediately. Assuming  $V_{1D} - V_1$  remains constant, the on-time of DG1 during an overcurrent fault is shown in Equation 41.

$$T_{OC} = \frac{C_{TMR} \bullet 1.4V}{I_{TMR(UP)OC}}$$
(42)

As soon as TMR reaches 1.4V and DG1 pulls low in a fault condition, the TMR pin starts discharging with a  $2\mu$ A current. When the TMR pin voltage drops to 0.4V, TMR charges with  $2\mu$ A. When TMR reaches 1.4V, it starts discharging again with  $2\mu$ A. This pattern repeats 32 times

to form a long cool down timer period before retrying. At the end of the cool down period (when the TMR pin voltage drops to 0.4V the 32nd time), the LT8228 retries, pulling the DG1 pin up and turning on the pass device M1. The total cool down timer period is given by Equation 43.

$$T_{\text{COOL}} = \frac{63 \bullet C_{\text{TMR}} \bullet 1V}{2\mu A}$$
(43)

Refer to the Typical Performance Characteristics section for the  $V_1$  protection MOSFET M1's duty cycle under an overcurrent fault.

### FAULT CONDITIONS

The FAULT pin is an open-drain logic output which flags internal and external faults. Pull up the pin with a series resistor to a microcontroller supply or the  $INTV_{CC}$  pin. An LED can be added in series with the pull-up resistor for visual status indication. The LT8228 pulls down on the FAULT pin under the following conditions.

- 1. **Temperature Fault:** The junction temperature exceeds 165°C typically.
- 2. V<sub>CC</sub> Fault: DRV<sub>CC</sub> or INTV<sub>CC</sub> falls below their undervoltage threshold. The threshold is set at 6.5V for DRV<sub>CC</sub> and 3.4V for INTV<sub>CC</sub> typically.
- 3. Input Undervoltage Fault: In buck mode, UV1 falls below its undervoltage threshold of 1.2V typically. In boost mode, UV2 falls below its undervoltage threshold of 1.2V typically.
- 4. **Output Overvoltage Fault:** In buck mode, FB2 rises above its overvoltage threshold of 1.3V typically. In boost mode, FB1 rises above its overvoltage threshold of 1.3V typically.
- 5. **DG Fault:** The DG1 or the DG2 falls below their undervoltage threshold of 4.5V typically.
- 6. TG MOSFET M2 or BG MOSFET M3 Short Fault: The LT8228 detects the M2 or the M3 short damage using the  $R_{SNS1}$  and  $R_{SNS2}$  resistors.
- 7. **Reference Fault:** The two internal references are more that 10% away from each other.

8. Internal Diagnostic Fault: The LT8228 checks the functionality of the error amplifiers EA1 and EA2 and the current sense amplifiers CSA1 and CSA2 and the oscillator at start-up. Failure to pass the functionality test results in internal diagnostic fault.

When the FAULT pin asserts, the LT8228 stops switching and pulls the SS pin low except for the output overvoltage fault. For a sink current of 2mA, the maximum voltage over temperature at the FAULT pin is 0.5V.

#### SOFT-START

The LT8228 limits the input and the output currents by limiting the corresponding ISET pin voltages to a current limit reference voltage  $V_{IREF}$  which is the lower of the SS pin voltage and the internal reference voltage of 1.21V typically as shown in Figure 21. Connecting an external capacitor,  $C_{SS}$ , from the SS pin to ground programs a current limit soft-start during start-up. When the LT8228 is enabled, an internal 10µA pull-up current is activated while the SS pin voltage remains low due to an active pull down by an internal MOSFET. The pull-down is maintained under the following fault conditions.

- 1. **Temperature Fault:** The junction temperature exceeds 165°C typically.
- 2. **VCC Fault:**  $DRV_{CC}$  or  $INTV_{CC}$  falls below their undervoltage threshold. The threshold is set at 6.5V for  $DRV_{CC}$  and 3.4V for  $INTV_{CC}$  typically.
- Input Undervoltage Fault: In buck mode, UV1 falls below its undervoltage threshold of 1.2V typically. In boost mode, UV2 falls below its undervoltage threshold of 1.2V typically.




Figure 21. Soft-Start Pin Control

- 4. **DG Fault:** The DG1 or the DG2 falls below their undervoltage threshold of 4.5V typically.
- 5. TG MOSFET M2 or BG MOSFET M3 Short Fault: The LT8228 detects the M2 or the M3 short damage using the  $R_{SNS1}$  and  $R_{SNS2}$  resistors.
- 6. Internal Diagnostic Fault: The LT8228 checks the functionality of the references and the error amplifiers EA1 and EA2 and the current sense amplifiers  $C_{SA1}$  and  $C_{SA2}$  and the oscillator at start-up. Failure to pass the functionality test results in internal diagnostic fault.

If none of the fault conditions exist, SS pull-down is disabled allowing the SS pin voltage to rise linearly. Once the SS pin voltage reaches the internal reference voltage, the input and output current limits are set to their maximum value. The total soft-start time  $t_{SS}$  is given by Equation 44.

$$T_{SS} = C_{SS} \bullet \frac{1.21V}{10\mu A} \tag{44}$$

#### **REPORT FEATURE**

The LT8228 checks internal circuit blocks, fault conditions, and external MOSFETs for errors and reports the result at the **REPORT** pin. The pin is an active low opendrain output. Pull up the REPORT pin to a microcontroller supply through a series resistor. Set the resistance of the pull-up resistor to meet the logic level needs of the application. For a sink current of 2mA, the maximum voltage over temperature at the REPORT pin is 0.5V. The pin is functional as long as the part is enabled and the  $INTV_{CC}$ pin voltage is higher than 2.8V typically. The FAULT pin can be used as an interrupt for the microcontroller since it is pulled "low" during an error. The microcontroller can always read the **REPORT** pin data or only when interrupted by the  $\overline{FAULT}$  pin. At start-up, while  $INTV_{CC}$  is rising from OV to 4V with 20mA charging current, the FAULT pin pulldown activates at 1.2V typically. However, the **REPORT** is not active until 2.8V typically. If microcontroller is reading the **REPORT** pin data when interrupted by the **FAULT** pin, allow enough time for the  $INTV_{CC}$  capacitor to get charged to 2.8V at start-up. Refresh the enable pin to reset all the error latches.

The LT8228 continuously reports a 32-bit word at the active low  $\overline{\text{REPORT}}$  pin using the SYNC pin as the data clock. If the SYNC pin is unused, the  $\overline{\text{REPORT}}$  pin remains high impedance. The 32-bit word starts with a header which consists of a sequence of 8 logic high (V<sub>H</sub>) synchronization bits. During the 8 "V<sub>H</sub>" synchronization bits, the LT8228 checks the  $\overline{\text{REPORT}}$  pin voltage at every clock cycle to ensure external pull-up. The threshold voltage for external pull-up detection is 1V typically. If the voltage drops below the threshold voltage during the 8 "V<sub>H</sub>" synchronization bits, the part restarts the header. This mechanism allows implementation of the "Chip Select" feature where a multiplexer can be used to read multiple LT8228  $\overline{\text{REPORT}}$  pins by a single microcontroller input.

Once the LT8228 completes the header bits without external pull-up error, it finishes reporting the rest of the 24 bits starting with a logic low (V<sub>L</sub>) bit, followed by 6 status bits, a parity bit, a "V<sub>L</sub>" bit, followed by another 6 status bits, a parity bit, a "V<sub>L</sub>" bit, followed by another 4 status bits, 2 counter bits and a parity bit as shown in Figure 22. The corresponding error of each status bit is listed in Table 2. A status bit of "V<sub>L</sub>" indicates an error. The parity bits ensure an even number of V<sub>H</sub>'s in the preceding 7 bits. The count bits are the output of 2-bit counter which

counts the number of times the 32-bit word is repeated. The counter restarts after every 4 counts. Once a fault is detected, it is reported for a minimum of 3 counts. If a fault condition lasts longer than 3 counts, the part reports the fault till the condition no longer exists.

BIT	DIAGNOSTIC	CHECK TIME
01010(S0)	Overtemperature	Always
01011(S1)	DRV <sub>CC</sub> Under/Overvoltage	Always
01100(S2)	INTV <sub>CC</sub> Under/Overvoltage	Always
01101(S3)	Input Undervoltage	Always
01110(S4)	Output Overvoltage	Always
01111(S5)	Reverse Current	Buck Only
10010(S6)	DG1 Undervoltage	Always
10011(S7)	DG2 Undervoltage	Always
10100(S8)	BG MOSFET M3 Short	Always
10101(S9)	TG MOSFET M2 Short	Always
10110(S10)	Reference	Always
10111(S11)	EA1	At Start-Up
11010(S12)	EA2	At Start-Up
11011(S13)	CSA1	At Start-Up
11100(S14)	CSA2	At Start-Up
11101(S15)	Oscillator	At Start-Up

Table 2. Report Address Allocation and Check Time




Figure 22. The Address Sequence at the REPORT Pin

#### Over Temperature (01010)

If the die junction temperature reaches 165°C typically, the LT8228 shuts down all four external N-channel MOSFETs, pulls the SS pin low, asserts the FAULT pin, IGND goes high impedance and reports the status as a logic low.

**DRV<sub>CC</sub> (01001):** If the DRV<sub>CC</sub> pin voltage falls below its undervoltage threshold of 6.5V typically, or rises above its overvoltage threshold of 15.2V typically, the LT8228 shuts down all four external N-channel MOSFETs, pulls the SS pin low, IGND goes high impedance and the status is reported as a logic low. This error stops switching, asserts the FAULT pin, pulls the SS pin low, and IGND goes high impedance.

**INTV<sub>CC</sub> (01100):** If the INTV<sub>CC</sub> pin voltage falls below its undervoltage threshold of 3.6V typically, or rises above its overvoltage threshold of 4.7V typically, the LT8228 shuts down all four external N-channel MOSFETs, pulls the SS pin low, IGND goes high impedance and the status is reported as a logic low. This error stops switching, asserts the FAULT pin, pulls the SS pin low, and IGND goes high impedance.

**Input Undervoltage (01101):** Input undervoltage is detected by the LT8228 by the UV1 and UV2 pins. In buck mode, if the UV1 voltage falls below the undervoltage threshold, the status is reported as a logic low. In boost mode, if the UV2 voltage falls below the undervoltage threshold, the status is reported as a logic low. This error stops switching, asserts the FAULT pin, pulls the SS pin low, and IGND goes high impedance.

**Output Overvoltage (01110):** Output overvoltage is detected by the LT8228 by the FB1 and FB2 pins. In buck mode, if the FB2 voltage rises above the overvoltage threshold of 1.3V typically, the status is reported as a logic low. In boost mode, if the FB1 voltage rises above the overvoltage threshold of 1.3V typically, the status is reported as a logic low. This error stops switching and asserts the FAULT pin.

**Reverse Current (01111):** In buck mode, if the V<sub>1</sub> voltage drops close to V<sub>2</sub> voltage by 500mV or lower and the current through  $R_{SNS1}$  is higher than the reverse current threshold, the status is reported as a logic low. The LT8228 shorts the DG1 pin to V1 pin, turning off the

protection MOSFET M1. As a result, the status of DG1 Undervoltage fault is also reported as a logic low. This error stops switching, asserts the FAULT pin, pulls the SS pin low, and IGND goes high impedance.

**DG1 Undervoltage (0101):** The LT8228 continuously monitors the gate-to-source voltage of the V<sub>1</sub> protection MOSFET M1 (DG1 – V<sub>1</sub>). If the voltage drops below 4.5V typically, the status is reported as a logic low. In buck mode, this error stops switching, asserts the FAULT pin, pulls the SS pin low, and IGND goes high impedance. In boost mode, this error stops switching.

**DG2 Undervoltage (0111):** The LT8228 continuously monitors the gate-to-source voltage of the V<sub>2</sub> protection MOSFET M4 (DG2 – V<sub>2</sub>). If the voltage drops below 4.5V typically, the status is reported as a logic low. This error stops switching, asserts the FAULT pin, pulls the SS pin low, and IGND goes high impedance.

**BG MOSFET M3 Short (10100):** The LT8228 checks for an BG MOSFET M3 short by looking at the overcurrent conditions at  $R_{SNS1}$  or  $R_{SNS2}$ . If the LT8228 detect BG MOSFET M3 short error, it shuts down all four external N-channel MOSFETs, pulls the SS pin low, asserts the FAULT pin, IGND goes high impedance and reports the status as a logic low.

**TG MOSFET M2 Short (10101):** The LT8228 checks for an TG MOSFET M3 short by looking at the overcurrent conditions at  $R_{SNS1}$  or  $R_{SNS2}$ . If the LT8228 detect TG MOSFET M2 short error, it shuts down all four external N-channel MOSFETs, pulls the SS pin low, asserts the FAULT pin, IGND goes high impedance and reports the status as a logic low.

**Reference (10110):** The LT8228 has two independent references. If one of the reference fall below or rises above the other reference by 10%, the LT8228 asserts the FAULT pin and reports the status as a logic low. When the controller is enabled or when any of the  $DRV_{CC}$  or  $INTV_{CC}$  pin voltages are recovering from an undervoltage condition, and the LT8228 detects reference error, the part does not start-up.

**EA1 (10111):** The V<sub>1</sub> error amplifier regulates the FB1, ISET1N and ISET2N voltages for boost mode V<sub>1D</sub> output voltage, V<sub>1</sub> output current and V<sub>2</sub> input current regulation respectively. When the controller is enabled or when any

Rev C

of the DRV<sub>CC</sub> or INTV<sub>CC</sub> pin voltages are recovering from an undervoltage condition, the LT8228 checks the amplifier to validate its functionality. If EA1 fails this functionality check, the LT8228 does not start-up and the status is reported as a logic low.

**EA2 (11010):** The V<sub>2</sub> error amplifier regulates the FB2, ISET1P and ISET2P voltages for buck mode V<sub>2D</sub> output voltage, V<sub>1</sub> input current and V<sub>2</sub> output current regulation respectively. When the controller is enabled, or when any of the DRV<sub>CC</sub> or INTV<sub>CC</sub> pin voltages are recovering from an undervoltage condition, the LT8228 checks the amplifier to validate its functionality. If EA2 fails this functionality check, the LT8228 does not start-up and the status is reported as a logic low.

**CSA1 (11011):** The V<sub>1</sub> current sense amplifier senses V<sub>1</sub> current for current limiting and monitoring. When the controller is enabled or when any of the  $DRV_{CC}$  or  $INTV_{CC}$  pin voltages are recovering from an undervoltage condition, the LT8228 checks the amplifier to validate its functionality. If CSA1 fails this functionality check, the LT8228 does not start-up and the status is reported as a logic low.

**CSA2 (11100):** The V<sub>2</sub> current sense amplifier senses V<sub>2</sub> current for current limiting and monitoring and inductor current sensing for current mode control. When the controller is enabled or when any of the  $DRV_{CC}$  or  $INTV_{CC}$  pin voltages are recovering from an undervoltage condition, the LT8228 checks the amplifier to validate its functionality. If CSA2 fails this functionality check, the LT8228 does not start-up and the status is reported as a logic low.

**Oscillator (11101):** The oscillator is used to generate the LT8228's switching frequency and to synchronize with an external clock on the SYNC pin. When the controller is enabled, or when any of the  $DRV_{CC}$  or  $INTV_{CC}$  pin voltages are recovering from an undervoltage condition, the LT8228 checks to see if the oscillator is functional. If it fails to oscillate, the LT8228 does not start-up and the status is reported as a logic low.

#### PARALLELING MULTIPLE LT8228s

The LT8228 provides masterless fault tolerant output current sharing among multiple LT8228s in parallel, enabling higher load current, better heat management and redundancy by using the ISHARE and IGND pins. The principle of the operation has been described in Paralleling Multiple Controllers in the Operation section.

In buck mode when the DRXN pin voltage is high, the ISHARE pin outputs a current equal to the ISET2P pin output current which represents V<sub>2</sub> output current. In boost mode when the DRXN pin voltage is low, the ISHARE pin outputs a current equal to the ISET1N pin output current which represents V<sub>1</sub> output current. Each LT8228 contributes their ISHARE pin current into a common node. When paralleling, tie the ISHARE pins of all the LT8228s together. For each LT8228, a local resistor R<sub>SHARF</sub> is connected from the ISHARE pin to its own IGND pin. In buck mode, the ISET2P pin voltage regulates to the common ISHARE node voltage by modulating the internal reference voltage. To regulate each LT8228's V<sub>2</sub> output current to the average output current of all the LT8228s, make R<sub>SET2P</sub> and R<sub>SHARF</sub> equal. In boost mode, ISET1N pin voltage regulates to the ISHARE node voltage by modulating the internal reference voltage. To regulate each LT8228's V<sub>1</sub> output current to the average output current, make R<sub>SET1N</sub> and R<sub>SHARE</sub> values equal.

The maximum modulation of the internal reference voltage is  $\pm 5\%$ . Refer to the Internal Reference vs ISHARE curve in the Typical Performance Characteristics section. The capacitor C<sub>SHARE</sub> at the common ISHARE node is used for average current sharing. Select the ISET pin and ISHARE pin capacitors C<sub>SET2P</sub>, C<sub>SET1N</sub> and C<sub>SHARE</sub> respectively such that the voltage ripple at these pins do not cause significant duty cycle jitter. Minimum capacitance of C<sub>SHARE</sub> is equal or higher than the capacitance of C<sub>SET2P</sub> or C<sub>SET1N</sub>. The ground noise between the parallel stages can be coupled to the V<sub>C1</sub>/V<sub>C2</sub> nodes through ISHARE. This noise translates to SW node jitter. Decrease the compensation resistors R<sub>C1</sub>/R<sub>C2</sub> if such jitter problem arises.

 $R_{SET2P}$  and  $R_{SET1N}$  can be set at different values as long as the ISHARE resistance is changed based on the mode of operation defined by the DRXN pin. An implementation is shown in Figure 23 where the ISHARE resistance is decreased when the DRXN pin voltage is high. This implementation is useful for applications where the buck output current is higher than the boost output current.

When multiple LT8228s are in parallel, they need to be in the same mode of operation to prevent cross-conduction between the phases. To keep the LT8228s in the same mode of operation, the DRXN pins of all the phases are connected together. Figure 24 shows two methods of configuring the DRXN pin for automatic mode selection. In the first method, the DRXN pins are tied together and pulled-up with a single resistor to an independent supply




Figure 23. ISHARE Resistance Change Based on DRXN




Figure 24. DRXN Pin Connection for Parallel LT8228s

voltage. Only one phase is required to make the decision to enter boost mode while all phases are required to make the decision to enter buck mode. The pull-up resistor at the common DRXN node should be 50k or higher to ensure proper automatic mode selection.

In the second method, each LT8228's DRXN pin is pulledup with its own pull-up resistor through a series diode to its own INTV<sub>CC</sub> pin and tied to a common DRXN node. The diode prevents any back conduction when an LT8228 is disabled or in a fault condition where INTV<sub>CC</sub> pin voltage is out of regulation. The resistance of the parallel connection of all the pull-up resistors should be 50k or higher to ensure proper automatic mode selection.

LT8228s are typically paralleled in high current applications. Since the ISHARE node is shared between the LT8228s but the grounds are not, differences in ground potential will impact the accuracy of current sharing. The differences between the ground potential of all the phases should be minimized. When possible, kelvin all grounds to a common ground.

#### BIAS, $DRV_{CC}$ , $INTV_{CC}$ and power dissipation

An internal P-channel low dropout regulator produces 10V at the DRV<sub>CC</sub> pin from the BIAS supply pin. Another P-channel low dropout regulator produces 4V at the INTV<sub>CC</sub> pin from the DRV<sub>CC</sub> pin. DRV<sub>CC</sub> powers the gate drivers and is the supply for the INTV<sub>CC</sub> regulator. INTV<sub>CC</sub> powers the internal circuitry.

The DRV<sub>CC</sub> pin regulator supplies a peak current of 160mA and must be bypassed to ground with a minimum of  $2.2\mu$ F ceramic capacitor. An additional  $0.1\mu$ F ceramic capacitor placed directly adjacent to the DRV<sub>CC</sub> pin and ground is highly recommended. Good bypassing is necessary to supply the high transient current required by MOSFET gate drivers.

Applications where the BIAS pin is supplied with high voltage or where large MOSFETs are being driven at high frequencies may cause the LT8228 to exceed its maximum junction temperature of 125°C (LT8228E, LT8228I) or 150°C (LT8228H). The LT8228 incorporates current

Rev C

limit, power fold back and thermal overload protection for the DRV<sub>CC</sub> regulator. The current limit at DRV<sub>CC</sub> should be carefully considered when selecting the switching frequency and the switching MOSFETs. For maximum current capability, externally supply BIAS with voltage 20V or less. Refer to the DRV<sub>CC</sub> Current Limit Fold back curve in the Typical Performance Characteristics section.

The DRV<sub>CC</sub> current is typically dominated by the top and bottom MOSFET gate charge current. The gate charge current can be estimated by multiplying the total gate charge Qg of the MOSFET and the switching frequency f of the LT8228. The total power dissipation PD inside the LT8228 in normal operation is approximated by Equation 45.

$$P_{D} = (V_{BIAS} - V_{DRVCC}) \\ \bullet ((Q_{g(TOP)} + Q_{g(BOTTOM)}) \bullet f + I_{QBIAS})$$
(45)

where I<sub>QBIAS</sub> is the BIAS quiescent current when the LT8228 is enabled. Once the power dissipation is known, the junction temperature can be estimated by Equation 46.

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + \left(\mathsf{P}_{\mathsf{D}} \bullet \boldsymbol{\theta}_{\mathsf{J}\mathsf{A}}\right)$$

where  $\theta_{JA}$  (in °C/W) is the package thermal resistance from junction to ambient. For example, a typical application operating in continuous current operation where the Infineon BSC035N10NS5 with Q<sub>g</sub> of 70nC is used for top and bottom MOSFET and the BIAS pin voltage is 48V while the LT8228 is operating at 150kHz switching frequency, the junction temperature is calculated by Equation 47.

$$T_{J} = 70^{\circ}C + (48V - 10V)$$
  
•((70nC+70nC)•150kHz+3mA)  
• 25°C/W = 92.8°C

The BIAS pin supplies the gate driver and the internal circuitry of the LT8228. This pin requires a minimum voltage of 8V. Since the BIAS pin is supplying the  $DRV_{CC}$  and  $INTV_{CC}$  regulators, it should have the same level of capacitance or higher as the  $DRV_{CC}$  pin. Three possible options for the BIAS pin connection are shown in Figure 25.




Figure 25. Possible Connections of BIAS Pin

- 1. Connect BIAS to either  $V_1$  or  $V_2$ . The BIAS pin does not have negative voltage protection. Connect BIAS to the OR node of  $V_1$  and  $V_2$  using diodes if the terminal voltages may go negative. A minimum 8V is required at the BIAS pin for the LT8228 start-up and operation.
- 2. Connect BIAS to an independent supply. Minimize the voltage at the BIAS pin to lower power dissipation. Lowering the BIAS pin as low as 8V forces the  $DRV_{CC}$  LDO into dropout mode. Low BIAS pin voltage reduces the maximum  $DRV_{CC}$  current to 100mA. Refer to the  $DRV_{CC}$  Current Limit Fold back curve in the Typical Performance Characteristics section.
- 3. Connect BIAS to an independent supply and tie the BIAS and  $DRV_{CC}$  pins together. This ensures zero power dissipation in the  $DRV_{CC}$  regulator. Limit the supply voltage to 15V.

#### THERMAL SHUTDOWN

If the die junction temperature reaches approximately 165°C, the controller goes into thermal shutdown. All four external N-channel MOSFETs M1, M2, M3 and M4 are turned off, the FAULT and SS pins are pulled low and an over temperature error is reported at the REPORT pin. The controller will be re-enabled when the die temperature has dropped by 10°C typically. After re-enabling, the controller will turn on the V<sub>1</sub> and V<sub>2</sub> protection MOSFETs, perform a soft-start and then enter normal operation.

(46)

#### PIN CLEARANCE/CREEPAGE CONSIDERATION

The LT8228 is available in FE38 Package. FE38 package has 0.5mm pitch between adjacent pins. ADI recommends conformal coating for FE38 packages in applications above 50V. For more information, refer to the printed circuit board design standards described in IPC-2221 (www.ipc.org).

#### **EFFICIENCY CONSIDERATIONS**

The efficiency of a switching regulator is equal to the output power divided by the input power times 100. It is often useful to analyze individual losses to determine what is limiting the efficiency and which changes would produce the most improvements. Although all dissipative elements in the circuit produce losses, four main sources account for most of the losses in LT8228 circuits:

- DC I<sup>2</sup>R Losses. These arise from the resistances of the MOSFETs, current sensing resistors, inductor and PC board traces which cause the efficiency to drop at high output currents.
- 2. Switching Losses. These losses arise from the brief amount of time top MOSFET M2 or bottom MOSFET M3 spends in the saturated region during switch node transitions. Power loss depends upon the input voltage, load current, driver strength and MOSFET capacitance, among other factors. See the Power MOSFET Selection and Efficiency Considerations section for more details.
- 3. DRV<sub>CC</sub> Current. This is the sum of the MOSFET driver current and internal INTV<sub>CC</sub> pin current. The difference between the BIAS input voltage and DRV<sub>CC</sub> regulator's output voltage times the DRV<sub>CC</sub> current represents lost power. This loss can be reduced by supplying BIAS with a voltage close to 10V plus the dropout voltage of the DRV<sub>CC</sub> regulator from a high efficiency source. Refer to the DRV<sub>CC</sub> Dropout Voltage curve in the Typical Performance Characteristics section. Lower capacitance MOSFETs can also reduce DRV<sub>CC</sub> current and power loss.

- 4. C<sub>DM2</sub> Loss. The capacitor at the drain of top MOSFET M2 filters the large input RMS current in buck mode and the large output RMS current in boost mode. C<sub>DM2</sub> is required to have low ESR to minimize the AC I<sup>2</sup>R loss and sufficient capacitance to prevent the RMS current from causing additional upstream losses in fuses or batteries.
- 5. Other Losses. Schottky diodes D2 and D3 are responsible for conduction losses during dead time and light load conduction periods. Inductor core loss occurs predominantly at light loads.

When adjusting to improve efficiency, the input current is the best indicator of changes in efficiency. If one change is made and the input current decreases, then the efficiency has increased. If there is no change in input current, then there is no change in efficiency.

#### PC BOARD LAYOUT CHECKLIST

The basic PC board layout requires a dedicated ground plane layer. For high current, a multilayer board provides heat sinking for power components.

- The ground plane layer should not have any traces and it should be as close as possible to the layer with the power MOSFETs.
- Place C<sub>DM2</sub>, top MOSFET M2, bottom MOSFET M3 and D3 in one compact area.
- Use immediate vias to connect the components to the ground plane if the components are not in the same layer as the ground plane. Use several large vias for each power component.
- Use planes for V<sub>1</sub> and V<sub>2</sub> to maintain good voltage filtering and to keep power losses low.
- Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. Connect the copper areas to ground nets.
- Separate the signal and power grounds. All smallsignal components should return to the exposed pad ground pin at one point.

- Place bottom MOSFET M3 as close to the controller as possible, keeping the GND, BG and SW traces short.
- Keep the high  $d_V\!/d_T$  SW, BST, and TG nodes away from sensitive small-signal nodes.
- The C<sub>DM4</sub> (-) terminal should be connected as close as possible to the (-) terminal of the C<sub>DM2</sub> capacitor.
- Connect the top driver bootstrap capacitor, C<sub>BST</sub>, closely to the BST and SW pins.
- Route the current sense leads, SNS1N with SNS1P and SNS2N with SNS2P, together with minimum PC trace spacing. Avoid sense lines passing through noisy areas, such as switch nodes. Ensure accurate current sensing with kelvin connections at the current sense resistors.
- Connect both VC pin compensation networks close to the IC, between the VC pins and the exposed pad ground pin.
- Connect the DRV<sub>CC</sub> bypass capacitor, C<sub>DRVCC</sub>, close to the IC, between the DRV<sub>CC</sub> and exposed pad ground pin. This capacitor carries the MOSFET drivers' current peaks. An additional 0.1 $\mu$ F ceramic capacitor placed immediately next to the DRV<sub>CC</sub> and exposed pad ground pin can help improve noise performance substantially.
- Connect the  $\rm INTV_{CC}$  bypass capacitor,  $\rm C_{\rm INTVCC},$  close to the IC, between the  $\rm INTV_{CC}$  and the exposed pad ground pin.

#### DESIGN EXAMPLE

#### Requirements

#### Buck Mode:

Output Voltage, V<sub>2</sub> = 14V

Output Voltage Ripple,  $\Delta V_2 = 100 \text{mV}$ 

 $V_2$  Output Current Limit,  $IV_{2P(LIM)} = 40A$ 

V1 Input Current Limit, IV1P(LIM) = 24A

Boost Mode:

Input Voltage, V2 = 8V to 18V

Output Voltage, V<sub>1</sub> = 48V

Output Voltage Ripple,  $\Delta V_1 = 300 mV$ 

 $V_2$  Input Current Limit,  $I_{V2N(LIM)} = 40A$ 

 $V_1$  Output Current Limit,  $I_{V1N(LIM)} = 10A$ 

Switching Frequency, f = 125kHz

Maximum Ambient Temperature, T<sub>A(MAX)</sub> = 70°C

Reverse voltage protection needed at both the  $V_1$  and the  $V_2$  terminal.

 $R_T$  Selection: From Table 1, the  $R_T$  resistance for 125kHz switching frequency is 78.7k $\Omega$ .

**Inductor Selection:** In buck mode, the maximum inductor ripple current occurs at highest input voltage. For 40% maximum inductor peak-to-peak ripple current, the minimum inductance requirement for buck mode is given by Equation 48.

$$L_{BUCK} > \frac{14V(54V - 14V)}{125kHz \bullet 16A \bullet 54V} = 5.2\mu H$$
(48)

In boost mode, the maximum inductor ripple current occurs when the V<sub>2</sub> voltage is half of the V<sub>1</sub> voltage. Since the maximum V<sub>2</sub> voltage is not as high as half of the V<sub>1</sub> voltage in this application, the maximum inductor ripple current happens when the V<sub>2</sub> voltage is highest. For 40% maximum inductor peak-to-peak ripple current, the minimum inductance requirement for boost mode is given by Equation 49.

$$L_{BOOST} > \frac{18V(48V - 18V)}{125kHz \cdot 16A \cdot 48V} = 5.6\mu H$$
(49)

A 10 $\mu$ H inductor is selected due to availability which produces 20.7% ripple current in buck mode and 22.5% ripple current in boost mode.

 $R_{SNS2}, \,and \,R_{IN2}$  Selection: The maximum current in the inductor in buck and boost modes are given by Equation 50

$$L_{LMAXBUCK} = 40A + \frac{1}{2} \frac{14V(54V - 14V)}{125kHz \cdot 10\mu H \cdot 54V} = 44.1A$$

$$L_{LMAXBOOST} = 40A + \frac{1}{2} \frac{18V(48V - 18V)}{125kHz \cdot 10\mu H \cdot 48V} = 44.5A$$
(50)

The maximum inductor current in boost mode is higher than the buck mode. The peak inductor current  $I_{L(PEAK)}$  is selected to be 54A which is 21% higher than the maximum inductor current in buck mode. The voltage drop across  $R_{SNS2}$  current sense resistor is selected to be 80mV for 40A V<sub>2</sub> output current limit.  $R_{SNS2}$  value is calculated according to Equation 51.

$$R_{SNS2} = \frac{80mV}{40A} = 2m\Omega$$
(51)

R<sub>IN2</sub> value is calculated according to Equation 52.

$$R_{IN2} = \frac{54A \bullet 2m\Omega}{72.5\mu A} = 1.5k\Omega$$
(52)

 $R_{SNS2}$  and  $R_{IN2}$  resistance values are selected to be  $2m\Omega$ and  $1.5k\Omega$  respectively based on availability. The power dissipation at the current sense resistor  $R_{SNS2}$  at  $V_2$  output current limit is given by Equation 53.

$$P_{RSNS2} = 80 \text{mV} \cdot 40 \text{A} = 3.2 \text{W}$$
 (53)

The selected  $R_{SNS2}$  has a power rating of 5W to ensure performance. This combination of  $R_{SNS2},\ R_{IN2},\ and$  switching frequency and Inductor also satisfies the condition for  $L_{OPTIMAL}$  given in the inductor selection section.

 $R_{SET2P}$  and  $R_{SET2N}$  Selection: The resistance values of  $R_{SET2P}$  and  $R_{SET2N}$  are calculated using Equation 54 based on the given specification for  $V_2$  output current limit  $I_{V2P(LIM)}$  in buck mode and  $V_2$  input current limit  $I_{V2N(LIM)}$  in boost mode.

$$R_{SET2P} = \frac{1.5k\Omega}{2m\Omega \cdot 40A} \cdot 1.21V = 22.7k\Omega$$

$$R_{SET2N} = \frac{1.5k\Omega}{2m\Omega \cdot 40A} \cdot 1.21V = 22.7k\Omega$$
(54)

 $R_{SET2P}$  and  $R_{SET2N}$  resistance values are selected to be 22.6k  $\!\Omega$  based on availability.

 $R_{MON2}$  Selection:  $V_{MON2MAX}$  is selected to be 2V based on the ADC input specification. The resistance of  $R_{MON2}$  is calculated using Equation 55.

$$R_{MON2} = \frac{1.5k\Omega}{40A \cdot 2m\Omega} \cdot 2V = 37.5k\Omega$$
(55)

 $R_{MON2}$  resistance value is selected to be 37.4k $\Omega$  based on availability.

 $R_{SNS1}$  and  $R_{IN1}$  Selection: For accuracy consideration, the maximum voltage drop across  $R_{SNS1}$  is selected to be 100mV. Maximum current through  $R_{SNS1}$  is 54A peak inductor current. The  $R_{SNS1}$  resistance is calculated using Equation 56 based on the buck mode specification.

$$R_{SNS1} = \frac{100mV}{54A} = 1.9m\Omega$$
 (56)

 $R_{SNS1}$  is selected to be  $2m\Omega$  due to availability.  $R_{IN1}$  is chosen so that the maximum feedback current in CSA1 is less than 72.5µA (Equation 57).

$$\mathsf{R}_{\mathsf{IN1}} = \frac{54\mathsf{A} \bullet 2\mathsf{m}\Omega}{72.5\mu\mathsf{A}} = 1.5\mathsf{k}\Omega \tag{57}$$

 $R_{SNS1}$  and  $R_{IN1}$  resistance values are selected to be  $2m\Omega$  and  $1.5k\Omega$  respectively. The power dissipation at the current sense resistor  $R_{SNS1}$  at  $V_1$  input current limit is given byEquation 58.

$$P_{\text{BSNS1}} = (24\text{A})^2 \bullet 2\text{m}\Omega = 1.2\text{W}$$
<sup>(58)</sup>

The selected  $\mathsf{R}_{\mathsf{SNS1}}$  has a power rating of 3W to ensure performance.

**R**<sub>SET1P</sub> and **R**<sub>SET1N</sub> Selection: The resistance values of R<sub>SET1P</sub> and R<sub>SET1N</sub> are calculated using Equation 59 based on the given specification for V<sub>1</sub> input current limit  $I_{V1P(LIM)}$  in buck mode and V<sub>1</sub> output current limit  $I_{V1N(LIM)}$  in boost mode.

$$R_{SET1P} = \frac{1.5k\Omega}{2m\Omega \cdot 24A} \cdot 1.21V = 37.8k\Omega$$

$$R_{SET1N} = \frac{1.5k\Omega}{2m\Omega \cdot 10A} \cdot 1.21V = 90.8k\Omega$$
(59)

 $R_{SET1P}$  and  $R_{SET1N}$  resistance values are selected to be 37.4k $\Omega$  and 88.7k $\Omega$  respectively based on availability.

 $R_{MON1}$  Selection:  $V_{MON1MAX}$  is selected to be 2V based on the ADC input specification. The resistance of  $R_{MON1}$ is calculated using Equation 60.

$$\mathsf{R}_{\mathsf{MON1}} = \frac{1.5 \mathrm{k}\Omega}{24 \mathrm{A} \cdot 2 \mathrm{m}\Omega} \cdot 2 \mathrm{V} = 62.5 \mathrm{k}\Omega \tag{60}$$

 $R_{MON1}$  resistance value is selected to be 61.9k $\Omega$  based on availability.

**R**<sub>FB2B</sub>, **R**<sub>FB2A</sub>, **R**<sub>FB1B</sub> and **R**<sub>FB2B</sub> **Selection**: The bottom resistors R<sub>FB2B</sub> and R<sub>FB1B</sub> are selected to be 1.21k $\Omega$  for 1mA bias current in the resistor dividers. The resistance R<sub>FB2A</sub> and R<sub>FB1A</sub> are calculated based on Equation 61.

$$R_{FB2A} = \left(\frac{14V}{1.21V} - 1\right) \bullet 1.21k\Omega = 12.8k\Omega$$

$$R_{FB1A} = \left(\frac{48V}{1.21V} - 1\right) \bullet 1.21k\Omega = 46.8k\Omega$$
(61)

 $R_{FB2B}$  and  $R_{FB1B}$  resistance values are selected to be  $13k\Omega$  and  $47.5k\Omega$  respectively based on availability.

**R<sub>UV2B</sub>**, **R<sub>UV2A</sub>**, **R<sub>UV1B</sub>** and **R<sub>UV2B</sub>** Selection: The bottom resistors R<sub>UV2B</sub> and R<sub>UV1B</sub> are selected to be 12.1k $\Omega$  for 100µA bias current in the resistor dividers. The resistance R<sub>UV2A</sub> and R<sub>UV1A</sub> are calculated by Equation 62.

$$R_{FB2A} = \left(\frac{14V}{1.21V} - 1\right) \bullet 1.21k\Omega = 12.8k\Omega$$

$$R_{FB1A} = \left(\frac{48V}{1.21V} - 1\right) \bullet 1.21k\Omega = 46.8k\Omega$$
(62)

 $R_{UV2A}$  and  $RU_{V1A}$  resistance values are selected to be 69.8k $\Omega$  and 232k $\Omega$  respectively based on availability.

**M1, M2, M3 and M4 Selection:** In case of  $V_1$  protection MOSFETs, the maximum voltage requirement is 54V.  $V_2$  protection MOSFETs need to protect against reverse voltage. Therefore, the maximum voltage requirement is 28V. The Infineon IPT007N06N has:

$$BVD_{SS} = 60V$$
  

$$R_{DS(ON)} = 0.75m\Omega \text{ (max)}$$
  

$$V_{TH(IL)} = 2.8V$$

The power dissipations of the MOSFETs are checked in their worst-case condition. For  $V_1$  protection MOSFET M1, the worst case is when the  $V_1$  input current is maximum in buck mode (Equation 63).

$$P_{d(M1)} = 24^2 \bullet 0.75 m\Omega = 0.43 W$$
 (63)

For  $V_2$  protection MOSFET M4, the worst case is when  $V_2$  output current is maximum in buck mode (Equation 64).

$$P_{d(M4)} = 40^2 \bullet 0.75 m\Omega = 1.2W$$
 (64)

The maximum voltage requirement for the switching MOSFETs M2 and M3 are 54V plus some ringing. The Infineon IAUC70N08S5N074 has:

$$BVD_{SS} = 80V$$

$$R_{DS(ON)} = 7.4m\Omega \text{ (Max)}$$

$$C_{MILLER} = 130pF$$

$$V_{TH(IL)} = 3.0V$$

$$J_A = 42K/W$$

To reduce the temperature rise to meet ambient temperature specification, 4 MOSFETs are used in parallel for both the TG MOSFET M2 and BG MOSFET M3. In buck mode, power dissipation in the top MOSFET M2 and the bottom MOSFET M3 are given by Equation 65.

$$P_{M2(BUCK)} = \frac{14V}{48V} \cdot \left(\frac{40}{4}\right)^2 \cdot 7.4m\Omega + 48V^2 \cdot \frac{40A}{2} \cdot 2\Omega \cdot 130pF \cdot \left[\frac{1}{10V - 3V} + \frac{1}{3V}\right] \cdot \frac{125kHz}{125kHz} = 0.86W + 0.96W = 1.83W$$
(65)

$$P_{M3(BUCK)} = \frac{48V - 14V}{48V} \cdot \left(\frac{40}{4}\right)^2 \cdot 7.4m\Omega = 2.10W$$

In Boost mode, power dissipation in the top MOSFET M2 and the bottom MOSFET M3 are given by Equation 66.

$$P_{M2(BOOST)} = \frac{14V}{48V} \cdot \left(\frac{40}{4}\right)^2 \cdot 7.4m\Omega = 0.86W$$

$$P_{M3(BOOST)} = \frac{48V = 14V \cdot 48V}{14V^2} \cdot \left(\frac{10}{4}\right)^2 \cdot 7.4m\Omega + \frac{48V^3}{14V} \cdot \frac{10}{4} \cdot \frac{1}{2} \cdot 2\Omega \cdot 130pF \cdot (66)$$

$$\left[\frac{1}{10V - 3V} + \frac{1}{3V}\right] \cdot 125kHz = 1.54W + 0.02W = 1.56W$$

Rev. C

The worst-case power dissipation is 1.83W in M2 and 2.10W in M3.

**C**<sub>DM2</sub> and **C**<sub>DM1</sub> **Selection**: C<sub>DM1</sub> and C<sub>DM2</sub> are selected to meet the RMS current requirement in buck mode. For I<sub>LMAXBUCK</sub> of 40A, the maximum RMS current is 20A. Ten TDKCKG57NX72A capacitors are tied in parallel for C<sub>DM1</sub> where each capacitor has 2A of RMS current. Each capacitor is 22µF with 10m $\Omega$  of ESR. One aluminum electrolytic capacitor with high bulk capacitance of 68µF and high ESR of 320m $\Omega$  is selected for C<sub>DM1</sub> to reduce the source impedance. Six TDKCKG32KX7RA capacitors are tied in parallel for C<sub>DM1</sub> where each capacitor has 2A of RMS current. Each capacitor is 1µF with 10m $\Omega$  of ESR.

The ESR dominates the boost mode ripple voltage which is given by Equation 67.

$$\Delta V_{\text{ESR(CDM2)}} = 44.5 \text{A} \cdot \frac{10 \text{m}\Omega}{16} = 278 \text{mV}$$
(67)

Therefore, the selected capacitors for  $C_{DM2}$  meet the given voltage ripple specification for boost output.

 $C_{DM4}$  Selection:  $C_{DM4}$  is selected to meet the ripple voltage requirement at  $V_{2D}$  in buck mode. Eight TDKCGA8P1X7R capacitors are tied in parallel at the  $V_{2D}$  node. The ripple voltage is given by Equation 68.

$$\Delta V2D = 44.5A \bullet \frac{10m\Omega}{16} = 278mV$$
 (68)

Therefore, the selected capacitors for  $C_{DM4}$  meet the given voltage ripple specification for buck output. One aluminum electrolytic capacitor with high bulk capacitance of 100µF and high ESR of 30m $\Omega$  are also added to reduce the source impedance.

**CV1 and CV2 Selection:** A  $10\mu$ F ceramic capacitor with  $100m\Omega$  series resistance is used at each V<sub>1</sub> and V<sub>2</sub> node for input bypass and resonance reduction.

**C**<sub>DG1</sub>, **CDG2**, **R**<sub>DG1</sub>, **and R**<sub>DG2</sub> **Selection**: For 500mA of buck inrush current (Equation 69).

$$C_{DG1} = \frac{10\mu A \bullet (68\mu F + 10 \bullet 22\mu F)}{500 \text{mA}} = 5.76 \text{nF}$$
(69)

 $C_{DG1}$  is selected to be 6.8nF based on availability.  $R_{DG1}$  is selected to be  $20 k \Omega$  to stabilize boost  $V_1$  short current regulation loop.


For 1A of boost inrush current (Equation 70).

$$C_{DG2} = \frac{10\mu A \bullet (100\mu F + 8 \bullet 22\mu F)}{1A} = 2.76nF$$
(70)


 $C_{DG2}$  is selected to be 3.3nF based on availability.  $R_{DG2}$  is selected to be 10k $\Omega$  to prevent slowdown of DG2 turn-off speed.

### TYPICAL APPLICATIONS

#### 2.5J Power Interrupt Protection



### **TYPICAL APPLICATIONS**




Buck 840W (14V 60A) and Boost 960W (48V 20A) Parallel Regulators




Rev. C

### TYPICAL APPLICATIONS



3kW (14V 240A) and Boost 3kW (48V 60A) 12-Phase Parallel Regulators

### PACKAGE DESCRIPTION




**FE Package** 

Rev. C

### **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	01/23	DS1/DS2 Reverse Voltage Rating Change from –60V to –40V 1, 3, 5, 69	
		Typical Application Buck 560W (14V 40A) and Boost 480W (48V 10A) Parallel Regulators V1D	
В	08/24	Updated Features section	1
		Updated Ordering Information Table	3
		Updated Electrical Characteristics table	4, 5
С	10/24	Updated Ordering Information Table	3

### TYPICAL APPLICATION



### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LT8708	80V Bidirectional Synchronous 4-Switch Buck-Boost DC/DC Controller	$\begin{array}{l} 2.8V \; (\text{Need EXTV}_{CC} > 6.4V) \leq V_{IN} \leq 80V, \; 1.3V \leq V_{OUT} \leq 80V, \; 5mm \times \\ 8mm \; \text{QFN-40. Ideal for Automotive Same Battery Voltage} \end{array}$	
LTC <sup>®</sup> 3871	Bidirectional Multiphase DC/DC Synchronous Buck or Boost On-Demand Controller	$V_{\text{IN}}$ Up to 100V, $V_{\text{OUT}}$ Up to 30V, Ideal for High Power 48V/12V Automotive Battery Applications	
LT8705A	80V V <sub>IN</sub> and V <sub>OUT</sub> Synchronous 4-Switch Buck-Boost DC/DC Controller	$2.8V \leq V_{IN} \leq 80V,$ Input and Output Current Monitor, 5mm $\times$ 7mm QFN-38 and TSSOP-38	
LTC3779	150V V <sub>IN</sub> and V <sub>OUT</sub> Synchronous 4-Switch Buck-Boost Controller	$4.5V \le V_{IN} \le 150V,  1.2V \le V_{OUT} \le 150V,  Up$ to 99% Efficiency Drives Logic-Level or STD Threshold MOSFETs, TSSOP-38	
LTC7813	60V Low I <sub>Q</sub> Synchronous Boost + Buck Controller Low EMI and Low Input/Output Ripple	$ \begin{array}{l} 4.5V \ (Down \ to \ 2.2V \ After \ Start-up) \leq V_{IN} \leq 60V, \ Boost \ V_{OUT} \ Up \ to \ 60V, \\ 0.8V \leq Buck \ V_{OUT} \leq 60V, \ I_Q = 29\mu A, \ 5mm \ \times \ 5mm \ QFN-32 \end{array} $	
LTC3899	60V, Triple Output, Buck/Buck/Boost Synchronous Controller with 29µA Burst Mode Operation I <sub>Q</sub>	$4.5V$ (Down to 2.2V After Start-Up) $\leq$ V_{IN} $\leq$ 60V, V_{OUT} Up to 60V, Buck V_{OUT} Range: 0.8V to 60V, Boost V_{OUT} Up to 60V	
LTC3769	60V Low I <sub>Q</sub> Synchronous Boost Controller	4.5V (Down to 2.5V After Start-Up) $\leq$ V <sub>IN</sub> $\leq$ 60V, V <sub>OUT</sub> Up to 60V, I <sub>Q</sub> = 28µA PLL Fixed Frequency 50kHz to 900kHz.	
LTM <sup>®</sup> 8056	58V Buck-Boost µModule Regulator, Adjustable Input and Output Current Limiting	$5V \le V_{IN} \le 58V, \ 1.2V \le V_{OUT} \le 48V, \ 15mm \times 15mm \times 4.92mm$ BGA Package	
LTC3895/ LTC7801	150V Low ${\rm I}_{\rm Q},$ Synchronous Step-Down DC/DC Controller with 100% Duty Cycle	$4V \leq V_{IN} \leq 140V, 150V$ ABS Max, PLL Fixed-Frequency 50kHz to 900kHz, 0.8V $\leq V_{OUT} \leq 60V$ , Adjustable 5V to 10V Gate Drive, $I_Q = 40\mu A, 4mm \times 5mm$ QFN-24, TSSOP-24, TSSOP-38(31)	
LTC7103	105V, 2.3A Low EMI Synchronous Step-Down Regulator	$4.4V \le V_{IN} \le 105V,  1V \le V_{OUT} \le V_{IN},  I_Q$ = 2µA, Fixed-Frequency 200kHz to 2MHz, 5mm $\times$ 6mm QFN	

