Design & Integration Files
- Bill of Materials
- Gerber Files
- PADS Files
- Assembly Drawing
Буква "Z" в наименовании компонента указывает на соответствие требованиям RoHS. Отмеченные платы нужны для оценки данной схемы
- EVAL-CN0305-SDPZ ($99.00) A 16-Bit, 300 kSPS Low Power Successive Approximation ADC System with Optimum Low Power Drive Amplifier for Sub-Nyquist Input Signals Up to 4 kHz
- EVAL-SDP-CB1Z ($99.00) Eval Control Board
Особенности и преимущества
- 16-bit, 300kSPS SAR ADC system
- Optimum low power drive amplifier
- Input signals up to 4kHz
Области применения и технологии
- Контрольно-измерительные приборы
- Промышленная автоматика
- Авиация, космос, оборона
Circuit Function & Benefits
This approach is highly useful in portable battery powered or multichannel applications, or where power dissipation is critical. It also provides benefits in applications where the ADC is idle most of the time between conversion bursts.
Drive amplifiers for high performance successive approximation ADCs are typically selected to handle a wide range of input frequencies. However, when an application requires a lower sampling rate, considerable power can be saved because reducing the sampling rate reduces the ADC power dissipation proportionally.
To take full advantage of the power saved by reducing the ADC sampling rate, a low bandwidth, low power amplifier is required.
For example, the 80 MHz ADA4841-1 op amp (12 mW at 10 V) is recommended for inputs up to approximately 100 kHz with the AD7988-5 16-bit successive approximation register (SAR) ADC (3.5 mW at 500 kSPS and 2.1 mW at 300 kSPS). The total system power dissipation including the ADR435 reference (4.65 mW at 7.5 V) is 18.75 mW at 300 kSPS.
For input bandwidths less than 4 kHz and sampling rates less than 300 kSPS, the 1.3 MHz OP1177 op amp (4 mW at 10 V) offers excellent signal-to-noise ratio (SNR) and total harmonic distortion (THD) performance and reduces total system power from 18.75 mW to 10.75 mW, which is a 43% power savings at 300 kSPS.
The circuit comprises the AD7988-5 ADC, OP1177 amplifier, and ADR435 reference. The AD7988-5 is a 16 bit, 500 kSPS SAR ADC whose low power is scalable with sampling rate and consumes 3.5 mW at 500 kSPS. Its low power also comes with industry-leading ac performance: SNR = 91 dB and THD = −114 dBc.
The driving amplifier is the low power, precision OP1177 that has a supply current of 400 μA and a gain bandwidth product of 1.3 MHz. The OP1177 can be driven with supplies ranging from 5 V to 30 V. The reference for the ADC is the ADR435, which is a high precision, low noise, 5 V XFET voltage reference. The ADR435 has a very low temperature coefficient of 3 ppm/°C at a low supply current of 620 µA. The total power for this circuit is 10.75 mW at 300 kSPS. The SNR is 90.6 dBFS, and the THD is .102 dBc with an input frequency up to 4 kHz.
The OP1177 is configured as a unity-gain buffer and has an RC filter (200 Ω, 2.7 nF) with a 295 kHz cutoff frequency between it and the AD7988-5. The filter allows the use of a higher noise amplifier, such as the OP1177, at 8nV/ãHz while still getting the benefits of much lower power consumption. The tradeoff of higher noise for lower power causes only 0.4 dB reduction in the SNR performance of the system. The higher value of R (200 Ω) relative to the recommended data sheet value (20 Ω) means the OP1177 can drive the large 2.7 nF input capacitor. The higher R value limits the maximum input bandwidth to a few kHz for low distortion.
This compares favorably to the 16-bit distortion performance (THD less than −100 dBc) of the OP1177 for up to 5 kHz inputs. Distortion increases beyond 5 kHz so that it is not advisable to use this circuit with higher input frequencies or to use this amplifier in a multiplexed application due to the long settling time. Note that the OP1177 requires at least 1.5 V of input headroom/footroom and 1 V of output headroom/footroom when setting the supplies. In addition, note that the OP1177 cannot be used to drive the AD7988-5 above 300 kSPS because the driver settling time is not sufficient for the shorter ADC acquisition time (see Figure 3).
The goal of this circuit is to deliver good ac performance at the lowest ADC driver power level possible for input frequencies less than 4 kHz at a sampling rate of 300 kSPS. Figure 2 shows an FFT plot of the circuit performance for a 4 kHz input. The SNR is 90.6 dBFS, and the THD is −102 dBc. The main reason for the slight reduction in SNR from the 91 dBFS specification of the AD7988-5 is the higher noise of the OP1177 of 8 nV/√Hz vs. 2 nV/√Hz for the ADA4841-1. The total system power is 10.75 mW: 2.1 mW for the ADC (running at 300 kSPS), 4 mW for the amplifier, and 4.65 mW for the reference. This represents a 43% reduction in power from using the ADA4841-1, which consumes 12 mW for a total system power of 18.75 mW.
Figure 3 shows how the system THD increases and the SNR decreases at higher sampling rates above 300 kSPS. For this reason, operate the ADC at 300 kSPS or lower for best performance.
Figure 4 shows how the system THD increases and the SNR decreases with input frequencies above 4 kHz. This is due to the amplifier distortion as can be seen in the THD+N vs. frequency plot shown in Figure 5.
Figure 5. THD+N vs. Input Frequency Performance the OP1177 Amplifier
Основные варианты исполнения
Оценивание характеристик и тестирование схем
- The following equipment is needed:
- The EVAL-CN0305-SDPZ evaluation board
- The System Demonstration Board (EVAL-SDP-CB1Z)
- A function generator/signal source, such as the Audio Precision SYS-2522 used in these tests
- The 9 V wall power supply included with the EVAL-CN0305-SDPZ evaluation board
- A PC with a USB port, a USB cable, and the 10-lead PulSAR software installed
Setup and Test
Install the 10-lead PulSAR software downloadable from the AD7988-5 product page on the Analog Devices, Inc., website using the installation guide in the UG-340 user guide. The block diagram of the measurement setup is shown in Figure 6. Connect the 9 V wall power supply to the evaluation board power terminal. To measure the frequency response, connect the equipment as shown in Figure 6. Set the Audio Precision SYS-2522 signal generator for a 4 kHz frequency and a 5 V p-p sine wave with a 2.5 V dc offset. Set the ADC sample rate in the software window to 300 kSPS. Record the data using the evaluation board software. The software analysis is part of the evaluation board software that allows the user to capture and analyze ac and dc performance. This software and its features are described in detail in the UG-340 user guide.
Figure 6. Functional Diagram of Test Setup
|AD7988-5||16-разрядный АЦП последовательного приближения с быстродействием 500 MSPS и крайне малым энергопотреблением||
|ADR435||Ultralow Noise XFET® Voltage References with Current Sink and Source Capability||
|OP1177||Прецизионный одноканальный ОУ с низким шумом и малым входным током смещения||