



## TABLE OF CONTENTS

<b>COMPONENT LIST</b> .....	<b>3</b>
<b>BASIC OPERATION</b> .....	<b>4</b>
HARDWARE CONFIGURATION .....	4
QUICK SETUP (DEMO MODE) .....	4
QUICK SETUP (REGISTER VIEW) .....	4
SAMPLE UTOPIA II CONFIGURATION (DS2156 ONLY) .....	5
<b>REGISTER MAP</b> .....	<b>5</b>
CPLD REGISTER MAP .....	6
<b>DS2155/DS2156 INFORMATION</b> .....	<b>8</b>
<b>DS2155DK/DS2156DK INFORMATION</b> .....	<b>8</b>
<b>TECHNICAL SUPPORT</b> .....	<b>8</b>
<b>SCHEMATICS</b> .....	<b>8</b>

## LIST OF TABLES

Table 1. Daughter Card Address Map .....	5
Table 2. CPLD Register Map .....	6

**COMPONENT LIST**

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1 $\mu$ F 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1 $\mu$ F 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1 $\mu$ F 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1 $\mu$ F 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24–C27	4	0.22 $\mu$ F, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10 $\mu$ F 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4–DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D-LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24 $\mu$ H, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1 $\Omega$ 1%, 1/8W resistors (1206)	Digi-Key	P51.1FCT-ND
R2, R3, R58, R59	4	0 $\Omega$ 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R4, R5, R60	3	51.1 $\Omega$ 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10k $\Omega$ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330 $\Omega$ 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0k $\Omega$ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	—	NOPOP
R46	1	4.7k $\Omega$ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9 $\Omega$ 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9 $\Omega$ 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT	Pulse Engineering	TX1099
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

## BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at [www.maxim-ic.com/DS2155DK](http://www.maxim-ic.com/DS2155DK).

### Hardware Configuration

#### *Using the DK101 processor board:*

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC\_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

#### *Using the DK2000 processor board:*

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

#### *General:*

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

### Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select between the displayed files. (DS2155\_E1\_DSNCOM\_DRV.R.cfg or DS2155\_T1\_DSNCOM\_DRV.R.cfg).
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

### Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS2155.def.
- The Register View screen appears, showing the register names, acronyms, and values.
- Predefined register settings for several functions are available as initialization files.
  - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
  - Load the INI file DS2155\_T1\_BERT\_ESF.ini.
  - After loading the INI file the following may be observed:
    - The RLOS LED extinguishes upon external loopback.
    - The DS2155/DS2156 begins transmitting a Daly pattern. When external loopback is applied, the BERT bit-count registers BBC1–3 and BEC1–3 may be updated by clearing and setting BC1.LC and clicking the Read All button.

#### *Miscellaneous:*

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS2155/DS2156 daughter card.
- The definition file for this CPLD is named DS215x\_35x\_CPLD\_V2.def. See the [CPLD Register Map](#) section for definitions.
- All files referenced above are available for download at [www.maxim-ic.com/DS2155DK](http://www.maxim-ic.com/DS2155DK).

## Sample UTOPIA II Configuration (DS2156 Only)

The following register settings configure the DS2156 daughter card for UTOPIA II, single CLAV, 8-bit mode on PHY port 0. UTOPIA II bus connection is provided by header J1 (Tx) and header J2 (Rx).

After configuring the following registers toggle the MSTREG.URST bit to reset the UTOPIA II core.

### UTOPIA II Setup, Register Settings for daughter card CPLD

NAME	VALUE		NAME	VALUE
SWITCH 1	0x0F		SWITCH 4	0x0F
SWITCH 2	0x03		LEVELS	0x07
SWITCH 3	0x0F			

### UTOPIA II Setup, Register Settings for DS2156 E1 Configuration

NAME	VALUE		NAME	VALUE
MSTREG	0x02		LBCR	0x00
E1RCR1	0x68		TAF	0x9B
E1RCR2	0x00		TNAF	0xC0
E1TCR1	0x15		LIC1	0x11
E1TCR2	0x00		LIC2	0x90
CCR1	0x00		LIC3	0x00
CCR4	0x00		LIC4	0x00
IOCR1	0x00			
IOCR2	0x00			

### UTOPIA II Setup, Register Settings for DS2156 UTOPIA II Configuration

NAME	VALUE		NAME	VALUE
U_TCFR	0x01		U_RCR2	0x0
U_TCR1	0x05		U_TIUPB	0x0
U_TCR2	0x00		PCPR	0x22
U_RCFR	0x01		PCDR1, 2, 3, 4	0x0
U_RCR1	0x01			

## REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

- 0x30000000 for slot 0
- 0x40000000 for slot 1
- 0x50000000 for slot 2
- 0x60000000 for slot 3

All offsets given in [Table 1](#) are relative to the beginning of the daughter card address space.

**Table 1. Daughter Card Address Map**

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2156, DS2155, DS21352, or DS21354. Please see data sheet for details.

Registers in the CPLD can be easily modified using the ChipView.exe, a host-based user interface software along with the definition file named *DS215x\_35x\_CPLD\_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

## CPLD Register Map

**Table 2. CPLD Register Map**

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

## ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

## Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with both 1.544MHz and 2.048MHz.

### SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)

(LSB)

—	—	—	—	MCLK	TCLK	RSYSCLK	TSYSCLK
---	---	---	---	------	------	---------	---------

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

**SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3****(MSB)****(LSB)**

—	—	—	—	MCLK	TCLK	RSYSCLK	TSYSCLK
---	---	---	---	------	------	---------	---------

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

**SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF****(MSB)****(LSB)**

—	—	—	—	TSS_RS	TCL_RC	RSY_RC	TSY_RC
---	---	---	---	--------	--------	--------	--------

NAME	POSITION	FUNCTION
TSS_RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC 1 = Open Switch 3.4
TCL_RC	SWITCH3.2	0 = Connect TCLK to RCLK 1 = Open Switch 3.3
RSY_RC	SWITCH3.1	0 = Connect RSYSCLK to RCLK 1 = Open Switch 3.2
TSY_RC	SWITCH3.0	0 = Connect TSYSCLK to RCLK 1 = Open Switch 3.1

**SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3****(MSB)****(LSB)**

—	—	—	—	UTCLK_2048	UT_CLK_2048	RSER_TSER	RSYNC_TSYNC
---	---	---	---	------------	-------------	-----------	-------------

NAME	POSITION	FUNCTION
URCLK_2048	SWITCH4.3	0 = Connect UR_CLK (TSSYNC) to 2.048MHz 1 = Open Switch 4.4
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHCLK) to 2.048MHz 1 = Open Switch 4.3
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER 1 = Open Switch 4.2
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYNC 1 = Open Switch 4.1

**LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6**

(MSB)					(LSB)		
—	—	—	—	—	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
—	LEVELS1.3	—
BP_EN	LEVELS1.2	0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

**Note:** When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSClk, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

## DS2155/DS2156 INFORMATION

For more information about the DS2155 and DS2156, please consult the DS2155 and DS2156 data sheets available on our website at [www.maxim-ic.com/DS2155](http://www.maxim-ic.com/DS2155) and [www.maxim-ic.com/DS2156](http://www.maxim-ic.com/DS2156). Software downloads are also available for this design kit.

## DS2155DK/DS2156DK INFORMATION

For more information about the DS2155DK and DS2156DK, including software downloads, please consult the DS2155DK/DS2156DK data sheet available on our website at [www.maxim-ic.com/DS2155DK](http://www.maxim-ic.com/DS2155DK).

## TECHNICAL SUPPORT

For additional technical support, please e-mail your questions to [telecom.support@dalsemi.com](mailto:telecom.support@dalsemi.com).

## SCHEMATICS

The DS2155DK/DS2156DK schematics are featured in the following 13 pages.

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.

**Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2003 Maxim Integrated Products • Printed USA




DS2156, DS2155, DS2135Y DESIGN KIT

CONTENTS

1. COVER PAGE
2. SCT POPULATION OPTION (DS2155, DS2156, DS21352 OR DS21354)
3. TX AND RX ANALOG PATHS
4. TIM ADDRESS AND DATA BUS
5. CPLD ADDRESS DATA CONNECTIONS, BIAS LEVELS FOR SCT
6. UTOPIA: TIM HEADER AND BUS SWITCHES
7. TESTPOINTS FOR UTOPIA 2
8. UTOPIA: NETLIST ASSOCIATIONS
9. SWITCHING FOR CLOCKS AND TDM
10. SUPPLY DECOUPLING
11. SCT TESTPOINTS
12. NETLIST CROSS-REFERENCE
13. PART CROSS-REFERENCE

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	1 / 13



DS2156L  
U11


DS2156  
TQFP

RTIP 16 RTIP  
 RRING 17 RRING  
 RPOSI 86 RPOSI  
 RNEGI 87 RNEGI  
 RCLKI 88 RCLKI  
 RPOSO 91 RPOSO  
 RNEGO 90 RNEGO  
 RCLKO 89 RCLKO  
  
 BXCLK 13 BXCLK  
 RCL 6 RCL  
 LIUC 12 LIUC  
  
 TTIP 29 TTIP  
 TRING 32 TRING  
 TPOSI 38 TPOSI  
 TNEGI 39 TNEGI  
 TCLKI 40 TCLKI  
 TPOSO 43 TPOSO  
 TNEGO 42 TNEGO  
 TCLKO 41 TCLKO  
  
 JTMS 2 JTMS  
 JTRST 5 JTRST  
 JTDI 7 JTDI  
 JTCLK 4 JTCLK  
 JTDO 10 JTDO



TVSS 30  
 RVSS1 19  
 RVSS2 20  
 RVSS3 24  
 DVSS1 45  
 DVSS2 60  
 DVSS3 80  
 DVSS4 84  
  
 FSIBS<0> 36  
 FSIBS<1> 54  
 UOP0 8  
 UOP1 9  
 UOP2 15  
 UOP3 23  
 RSER 95  
 RCLK 21  
 MCLK 21  
 RMSYNC 96  
 RSIG 94  
 BECLK 3  
 TSTRST 14  
 RSIGF 93  
 XTALD 22  
 ESIBRD 76  
 TSER 47  
 TUSEL 25  
 N\_C1 26  
 N\_P27 27  
 N\_C2 27

TCHBLK 33 TCHBLK  
 RCHBLK 1 RCHBLK  
 RLOS\_LOTC 99 RLOS\_LOTC  
 INT\* 25 INT  
 CS\* 75 CS  
  
 D/AD<7> 65 D\_AD7  
 D/AD<6> 64 D\_AD6  
 D/AD<5> 63 D\_AD5  
 D/AD<4> 62 D\_AD4  
 D/AD<3> 59 D\_AD3  
 D/AD<2> 58 D\_AD2  
 D/AD<1> 57 D\_AD1  
 D/AD<0> 56 D\_AD0  
  
 ALE/AS/A<7> 73 A7  
 A<6> 72 A6  
 A<5> 71 A5  
 A<4> 70 A4  
 A<3> 69 A3  
 A<2> 68 A2  
 A<1> 67 A1  
 A<0> 66 A0  
  
 BTS 11 BTS  
 MUX 55 MUX  
 RD/DS\* 74 RD\_DS  
 WR/RW\* 77 WR\_RW  
 NC3 28 N\_P28














TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	2 / 13




TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	3 / 13




TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	4 / 13







TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	6 / 13




TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	7 / 13









SWITCH 1 IS MEMORY MAPPED  
TO PLD REGISTER 0X11  
LOGIC 0 CLOSES SWITCH  
LOGIC 1 OPENS SWITCH




SWITCH 3 IS MEMORY MAPPED  
TO PLD REGISTER 0X13  
LOGIC 0 CLOSES SWITCH  
LOGIC 1 OPENS SWITCH



SWITCH 2 IS MEMORY MAPPED  
TO PLD REGISTER 0X12  
LOGIC 0 CLOSES SWITCH  
LOGIC 1 OPENS SWITCH




SWITCH 4 IS MEMORY MAPPED  
TO PLD REGISTER 0X14  
LOGIC 0 CLOSES SWITCH  
LOGIC 1 OPENS SWITCH




GREEN DS1

PPC\_TDM\_EN IS BIT MAPPED TO  
PLD ADDRESS 0X15 BIT 1  
LOGIC 0 CLOSES SWITCHES

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	9 / 13



TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	10/13



DS2156  
TQFP

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	11 / 13

	8	7	6	5	4	3	2	1								
D	<p>*** Signal Cross-Reference for the entire design ***</p> <pre> BXCLK      2C8&lt; 11C7&gt; A0         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A1         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A2         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A3         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A4         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A5         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A6         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A7         4C6&lt; 5C4&lt; 2B3&lt; 11B3&lt; A8         4C6&lt; 7B1&lt; A9         4B6&lt; 7B1&lt; A10        4C3&lt; 7C3&lt; A11        4C3&lt; 5C1&lt; 7C3&lt; A12        4C3&lt; 5C1&lt; 7B3&lt; A13        4B3&lt; 7B3&lt; A14        4B3&lt; A15        4B3&lt; BPCLK     2A5&lt; 8D4&lt; 11A4&gt; BP_EN     5C1&lt; 5B2&lt; 6B5&lt; 6C2&lt; 6C5&lt; BTS       5D4&lt; 2B3&lt; 5A6&lt; 11A3&lt; CLK1544_T 7B3&lt; 9D6&lt; 4B2&lt; CLK204B   5D3&lt; 9B3&lt; 9B6&lt; CLK163B4_T 4B4&lt; 5D3&lt; 7B3&lt; CS        5B4&lt; 2C3&lt; 11C3&lt; CS_T      4B6&lt; 5B1&lt; 7B3&lt; D_AD0     2B3&lt; 4B6&lt; 5C1&lt; 11B3&lt; D_AD1     2C3&lt; 4B6&lt; 5C1&lt; 11B3&lt; D_AD2     2C3&lt; 4B6&lt; 5C1&lt; 11C3&lt; D_AD3     2C3&lt; 4B6&lt; 5C1&lt; 11C3&lt; D_AD4     2C3&lt; 4B6&lt; 5C1&lt; 11C3&lt; D_AD5     2C3&lt; 4B6&lt; 5C1&lt; 11C3&lt; D_AD6     2C3&lt; 4A6&lt; 5C1&lt; 11C3&lt; D_AD7     2C3&lt; 4A6&lt; 5D1&lt; 11C3&lt; ESIBRD    2A5&lt; 11A4&lt; 5A8&lt; ESIBS0    2A6&lt; 11A6&lt; ESIBS1    2A6&lt; 11A5&lt; INT        2C3&lt; 4A6&lt; 5A2&lt; 11C3&gt; 5A6&lt; INT_INDICATOR 5A2&lt; JTCLK     2A8&lt; 11A7&lt; JTDI      2A8&lt; 11A7&lt; JTDO      2A8&lt; 11A7&gt; JTMS      2B8&lt; 11B7&lt; JTRST     2B8&lt; 5A8&lt; 11A7&lt; LIUC      8B4&gt; 2C8&lt; 5A6&lt; 11B7&lt; MCLK      9B6&lt; 9C6&lt; 2A5&lt; 11A5&lt; MUX       5C4&lt; 2A3&lt; 5A8&lt; 11A3&lt; NIMD0     4B2&lt; NIMD9     4B2&lt; NIMD10    4B2&lt; NIMD11    4B2&lt; NIMD12    4B2&lt; NIMD13    4B2&lt; NIMD14    4B2&lt; NIMD15    4C2&lt; N_P27     2A4&lt; 11A4&lt; N_P28     2A3&lt; 11A3&lt; PPC_RSVC  4C8&lt; 9A4&lt; PPC_RXCLK 4C8&lt; 9A4&lt; PPC_RXD   4C8&lt; 9A4&lt; PPC_TDM_EN 5C1&lt; 9A4&lt; PPC_TSYNC 4B8&lt; 9A4&lt; PPC_TXCLK 4C8&lt; 9A4&lt; PPC_TXD   4C8&lt; 9A4&lt; RCHBLK    2C3&lt; 8D4&lt; 11C3&gt; RCHCLK    2D6&lt; 8D7&lt; 11D5&gt; RCL        2C8&lt; 11C7&gt; RCLK      2D6&gt; 9A6&lt; 9C1&lt; 9C1&lt; 9D1&lt; 11D5&gt;  RCLKI     8A7&gt; 2C8&lt; 5A8&lt; 11C7&lt; RCLK0     2C8&lt; 8A7&lt; 11C7&gt; RDATA     2D6&gt; 11D5&gt; RD_DS     5C4&lt; 2A3&lt; 11A3&lt; RESET_OUT 4B6&lt; 5B1&lt; 7B1&lt; RFSYNC    2D6&gt; 8C7&lt; 11D5&gt; RLCLK     2D6&gt; 8B7&lt; 11D5&gt; </pre>		<pre> RLINK      2D5&gt; 8B7&lt; 11D5&gt; RLOS_LOTC 2C3&gt; 5B2&lt; 11C3&gt; RLOS_LOTC_INDICATOR 5A2&lt; RMSYNC     2A5&gt; 8C7&lt; 11A5&gt; RNEG1      8B7&gt; 2C8&lt; 5A8&lt; 11C7&lt; RNEG0      2C8&lt; 8A7&lt; 11C7&gt; RPOSI      8B7&gt; 2C8&lt; 5A8&lt; 11C7&lt; RPOSO      2C8&lt; 8A7&lt; 11C7&gt; RRING      2C8&lt; 3B8&lt; 11C7&lt; RSER       2A5&gt; 8C7&gt; 9A6&lt; 9B3&lt; 11A5&gt; RSIG        2A5&gt; 8D7&lt; 11A5&gt; RSIGF      2A5&gt; 8D7&lt; 11A4&gt; RSYNC      2D5&lt; 9A6&lt; 9B3&lt; 9C1&lt; 11D5&lt;           5A6&lt; RSYSCLK    9B6&lt; 9C3&lt; 9D6&lt; 2D6&lt; 5A8&lt; 11D5&lt; RTIP       2C8&lt; 3B8&lt; 11C7&lt; RWLT       4B6&lt; 5B1&lt; 7B1&lt; RXADDR0    7B8&lt; 8D8 RXADDR1    7B8&lt; 8D8 RXADDR2    7B8&lt; 8D8 RXADDR3    7B8&lt; 8C8 RXADDR4    7B6&lt; 8C8 RXA_0      6B2&lt; 8D7&gt; RXA_1      6B7&lt; 8D7&gt; RXA_2_RXCLAV_1 6A7&lt; 6B2&lt; 8D7&gt; RXA_3_RXCLAV_2 6A7&lt; 6C7&lt; 8C7&gt; RXA_4_RXCLAV_3 6A7&lt; 6B2&lt; 8C7&gt; RXCLAV0    7A8&lt; 8C8 RXCLAV_0   6A7&lt; 9C7&gt; RXDATA_0   6B7&lt; 7C8&lt; 8B7&gt; 8B8 RXDATA_1   6A2&lt; 7C8&lt; 8B7&gt; 8B8 RXDATA_2   6B7&lt; 7C8&lt; 8B7&gt; 8B8 RXDATA_3   6B2&lt; 7C6&lt; 8B7&gt; 8B8 RXDATA_4   6B7&lt; 7C5&lt; 8A7&gt; 8A8 RXDATA_5   6B2&lt; 7C8&lt; 8A7&gt; 8A8 RXDATA_6   6B7&lt; 7C5&lt; 8A7&gt; 8A8 RXDATA_7   6B2&lt; 7C8&lt; 8A7&gt; 8A8 RXENA      6A2&lt; 8D4&gt; RXENB      7A6&lt; 8D5 RXPRTY     6B5&lt; RXSOC      6B7&gt; 7B6&lt; 8D4&gt; 8D5 SNIM_B2    4C2&lt; SNIM_B3    4C2&lt; SNIM_B4    4C2&lt; SNIM_B5    4C2&lt; SNIM_B6    4C2&lt; SNIM_B7    4C2&lt; SW1_B0EN   5A4&lt; 9D8&lt; SW1_B1EN   5A4&lt; 9D8&lt; SW1_B2EN   5A3&lt; 9D6&lt; SW1_B3EN   5A3&lt; 9D6&lt; SW2_B0EN   5A3&lt; 9B8&lt; SW2_B1EN   5A3&lt; 9B8&lt; SW2_B2EN   5A3&lt; 9B6&lt; SW2_B3EN   5A3&lt; 9B6&lt; SW3_B0EN   5A3&lt; 9D3&lt; SW3_B1EN   5A3&lt; 9D3&lt; SW3_B2EN   5A3&lt; 9D1&lt; SW3_B3EN   5A3&lt; 9D1&lt; SW4_B0EN   5B4&lt; 9B3&lt; SW4_B1EN   5B4&lt; 9B3&lt; SW4_B2EN   5B4&lt; 9B2&lt; SW4_B3EN   5B4&lt; 9B2&lt; TCHBLK     2D3&gt; 8C4&gt; 11C3&gt; TCHCLK     2D5&gt; 11D4&gt; 8A1&lt; TCK        5B8&lt; 5D8&lt; TCLK       9A6&lt; 9B6&lt; 9C3&lt; 9C6&lt; 2D5&lt; 5A6&lt;           11D5&lt; TCLKI      8B4&gt; 2B8&lt; 5A8&lt; 11B7&lt; TCLK0      2B8&lt; 8A4&gt; 11B7&gt; TDATA      2D5&lt; 11D4&gt; TDI        5B8&lt; 5D7&lt; TDO        5B8&lt; 5C7&lt; TIMSV      4D3&lt; 4D8&lt; TLCLK      2D5&gt; 8C4&gt; 11D4&gt; TLINK      8C4&gt; 2D5&lt; 5B6&lt; 11D5&lt; TMS        5B8&lt; 5C7&lt; </pre>		<pre> TNEG1      8B4&gt; 2B8&lt; 5A8&lt; 11B7&lt; TNEG0      2B8&gt; 8A4&gt; 11B7&gt; TPOSI      8C4&gt; 2B8&lt; 5A8&lt; 11B7&lt; TPOSO      2B8&gt; 8A4&gt; 11B7&gt; TRING      2B8&gt; 11B7&gt; 3C8&lt; TSER       8A4&gt; 9A6&lt; 9B2&lt; 2A5&lt; 5A8&lt; 11A4&lt; TSIG       8D1&gt; 2D5&lt; 5B6&lt; 11D4&lt; TSSYNC     9C3&lt; 2D5&lt; 5B6&lt; 8A1&lt; 11D4&lt; TSTRST     2A5&lt; 5A8&lt; 11A4&lt; TSYNC      2D5&lt; 9A6&lt; 9B2&lt; 11D5&lt; 5A6&lt; TSYSCLK    8D1&gt; 9B6&lt; 9D3&gt; 9D6&lt; 2D5&lt; 5A8&lt;           11D4&lt; TTIP       2B8&gt; 11B7&gt; 3C8&lt; TUSEL      5D2&lt; 2A4&lt; 11A4&lt; TXADDR0    7B5&lt; 8D5 TXADDR1    7B4&lt; 8C5 TXADDR2    7B4&lt; 8C5 TXADDR3    7B5&lt; 8C5 TXADDR4    7B4&lt; 8C5 TXA_0      6C2&lt; 8D4&gt; TXA_1      6C7&lt; 8C4&gt; TXA_2_TXCLAV_1 6B2&lt; 6C2&lt; 8C4&gt; TXA_3_TXCLAV_2 6C7&lt; 6C7&lt; 8C4&gt; TXA_4_TXCLAV_3 6C2&lt; 6C2&lt; 8C4&gt; TXCLAV0    7B5&lt; 8B5 TXCLAV_0   6C7&lt; 8B5 TXDATA_0   6C7&lt; 7C5&lt; 8B4&gt; 8B5 TXDATA_1   6C2&lt; 7C4&lt; 8B4&gt; 8B5 TXDATA_2   6C7&lt; 7C5&lt; 8A4&gt; 8A5 TXDATA_3   6C2&lt; 7C4&lt; 8A4&gt; 8A5 TXDATA_4   6C7&lt; 7C4&gt; 8A4&gt; 8A5 TXDATA_5   6C2&lt; 7C5&lt; 8A4&gt; 8A5 TXDATA_6   6C7&lt; 7C4&gt; 8D1&gt; 8D2 TXDATA_7   6C2&lt; 7C5&lt; 8D1&gt; 8D2 TXENA      6C2&lt; 8C1&gt; TXENABLE   7B4&lt; 8C2 TXPRTY     6C5&lt; TXSOC      6C7&lt; 7B4&gt; 8B1&gt; 8B2 UOP0       2A6&gt; 8B1&gt; 11A5&gt; UOP1       2A6&gt; 8C1&gt; 11A5&gt; UOP2       2A6&gt; 11A5&gt; UOP3       2A6&gt; 8D4&gt; 11A5&gt; UR_ADDR0   8D8 UR_ADDR1   8D8 UR_ADDR2   8D8 UR_ADDR3   8C8 UR_ADDR4   8C8 UR_CLAV    8C8 UR_CLK     9B2&lt; 6A1&lt; 7A8&lt; 8A2&lt; UR_DATA0   8B8 UR_DATA1   8B8 UR_DATA2   8B8 UR_DATA3   8B8 UR_DATA4   8A8 UR_DATA5   8A8 UR_DATA6   8A8 UR_DATA7   8A8 UR_ENB     8D5 UR_SOC     8D5 UT_ADDR0   8D5 UT_ADDR1   8C5 UT_ADDR2   8C5 UT_ADDR3   8C5 UT_ADDR4   8C5 UT_CLAV    8B4&gt; UT_CLK     9B2&gt; 6C1&lt; 7B4&lt; 8A2&lt; UT_DATA0   8B5 UT_DATA1   8B5 UT_DATA2   8A5 UT_DATA3   8A5 UT_DATA4   8A5 UT_DATA5   8A5 UT_DATA6   8D2 UT_DATA7   8D2 UT_ENB     8C2 UT_SOC     8B2 WE_T       4B6&lt; 5B1&lt; 7B1&lt; </pre>		<pre> WR_RW     5C4&lt; 2A3&lt; 11A3&lt; XTALD     2A5&gt; 11A4&gt; </pre>									
C																
B																
A							<table border="1"> <tr> <td>TITLE:</td> <td>DS2156DK02A0</td> <td>DATE:</td> <td>10/04/02</td> </tr> <tr> <td>ENGINEER:</td> <td>SWS</td> <td>PAGE:</td> <td>12 / 13</td> </tr> </table>		TITLE:	DS2156DK02A0	DATE:	10/04/02	ENGINEER:	SWS	PAGE:	12 / 13
TITLE:	DS2156DK02A0	DATE:	10/04/02													
ENGINEER:	SWS	PAGE:	12 / 13													
	8	7	6	5	4	3	2	1								

